mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-08 22:03:22 +09:00
![Zubair Lutfullah Kakakhel](/assets/img/avatar_default.png)
MIPSfpga is an FPGA based dev platform. In a nutshell, its a microAptiv cpu core with lots of Xilinx IP blocks The FPGA dev board used is the Nexys4DDR board by Digilent. For more information, check the Readme file in board/imgtec/xilfpga Signed-off-by: Zubair Lutfullah Kakakhel <Zubair.Kakakhel@imgtec.com> Reviewed-by: Paul Burton <paul.burton@imgtec.com> Reviewed-by: Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
21 lines
439 B
C
21 lines
439 B
C
/*
|
|
* Imagination Technologies MIPSfpga platform code
|
|
*
|
|
* Copyright (C) 2016, Imagination Technologies Ltd.
|
|
*
|
|
* Zubair Lutfullah Kakakhel <Zubair.Kakakhel@imgtec.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*
|
|
*/
|
|
|
|
#include <common.h>
|
|
|
|
/* initialize the DDR Controller and PHY */
|
|
phys_size_t initdram(int board_type)
|
|
{
|
|
/* MIG IP block is smart and doesn't need SW
|
|
* to do any init */
|
|
return CONFIG_SYS_SDRAM_SIZE; /* in bytes */
|
|
}
|