mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-22 19:09:43 +09:00
d5854eb822
There's a number of dangling comments in various tegra configs post migrations of various configs so lets clean them up. Signed-off-by: Peter Robinson <pbrobinson@gmail.com> Cc: Tom Warren <twarren@nvidia.com> Cc: Stephen Warren <swarren@nvidia.com> Cc: Marcel Ziswiler <marcel.ziswiler@toradex.com> Cc: Tom Warren <twarren@nvidia.com> Cc: Stephen Warren <swarren@nvidia.com> Cc: Peter.Chubb@data61.csiro.au Cc: Lucas Stach <dev@lynxeye.de> Cc: Stefan Agner <stefan.agner@toradex.com> Cc: Alban Bedel <alban.bedel@avionic-design.de> Cc: Allen Martin <amartin@nvidia.com> Reviewed-by: Marcel Ziswiler <marcel.ziswiler@toradex.com> Signed-off-by: Tom Warren <twarren@nvidia.com>
34 lines
846 B
C
34 lines
846 B
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2010,2011
|
|
* NVIDIA Corporation <www.nvidia.com>
|
|
* (C) Copyright 2011-2012
|
|
* Avionic Design GmbH <www.avionic-design.de>
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
#include "tegra20-common.h"
|
|
|
|
/* High-level configuration options */
|
|
#define CONFIG_TEGRA_BOARD_STRING "Avionic Design Tamonten Evaluation Carrier"
|
|
|
|
/* Board-specific serial config */
|
|
#define CONFIG_TEGRA_ENABLE_UARTD /* UARTD: debug UART */
|
|
#define CONFIG_SYS_NS16550_COM1 NV_PA_APB_UARTD_BASE
|
|
|
|
/* NAND support */
|
|
#define CONFIG_TEGRA_NAND
|
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1
|
|
|
|
/* Environment in NAND, aligned to start of last sector */
|
|
#define CONFIG_ENV_OFFSET (SZ_512M - SZ_128K) /* 128K sectors */
|
|
|
|
/* USB host support */
|
|
#define CONFIG_USB_EHCI_TEGRA
|
|
|
|
#include "tegra-common-post.h"
|
|
|
|
#endif /* __CONFIG_H */
|