mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-05 10:46:15 +09:00
8313fcdb4f
The available defconfigs for RISC-V QEMU have changed. We now have configurations to compile U-Boot to run in supervisor mode and for U-Boot SPL. Update the QEMU RISC-V documentation to reflect these changes. Signed-off-by: Lukas Auer <lukas.auer@aisec.fraunhofer.de> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Tested-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Anup Patel <anup.patel@wdc.com> |
||
|---|---|---|
| .. | ||
| AndesTech | ||
| atmel | ||
| coreboot | ||
| emulation | ||
| freescale | ||
| intel | ||
| renesas | ||
| sifive | ||
| xilinx | ||
| index.rst | ||