mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-17 15:38:51 +09:00
![Lukasz Majewski](/assets/img/avatar_default.png)
The get_board_rev() is not needed anymore as a generic function for the imx53 SoC has been used instead. Signed-off-by: Lukasz Majewski <lukma@denx.de>
222 lines
4.5 KiB
C
222 lines
4.5 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2018
|
|
* Lukasz Majewski, DENX Software Engineering, lukma@denx.de
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/imx-regs.h>
|
|
#include <asm/arch/sys_proto.h>
|
|
#include <asm/arch/crm_regs.h>
|
|
#include <asm/arch/clock.h>
|
|
#include <asm/arch/iomux-mx53.h>
|
|
#include <asm/arch/clock.h>
|
|
#include <asm/gpio.h>
|
|
#include <mmc.h>
|
|
#include <fsl_esdhc.h>
|
|
#include <power/pmic.h>
|
|
#include <fsl_pmic.h>
|
|
#include "kp_id_rev.h"
|
|
|
|
#define VBUS_PWR_EN IMX_GPIO_NR(7, 8)
|
|
#define PHY_nRST IMX_GPIO_NR(7, 6)
|
|
#define BOOSTER_OFF IMX_GPIO_NR(2, 23)
|
|
#define LCD_BACKLIGHT IMX_GPIO_NR(1, 1)
|
|
#define KEY1 IMX_GPIO_NR(2, 26)
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
int dram_init(void)
|
|
{
|
|
u32 size;
|
|
|
|
size = get_ram_size((void *)PHYS_SDRAM_1, PHYS_SDRAM_1_SIZE);
|
|
gd->ram_size = size;
|
|
|
|
return 0;
|
|
}
|
|
|
|
int dram_init_banksize(void)
|
|
{
|
|
gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
|
|
gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
|
|
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_USB_EHCI_MX5
|
|
int board_ehci_hcd_init(int port)
|
|
{
|
|
gpio_request(VBUS_PWR_EN, "VBUS_PWR_EN");
|
|
gpio_direction_output(VBUS_PWR_EN, 1);
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_FSL_ESDHC
|
|
struct fsl_esdhc_cfg esdhc_cfg[] = {
|
|
{MMC_SDHC3_BASE_ADDR},
|
|
};
|
|
|
|
int board_mmc_getcd(struct mmc *mmc)
|
|
{
|
|
return 1; /* eMMC is always present */
|
|
}
|
|
|
|
#define SD_CMD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_DSE_HIGH | \
|
|
PAD_CTL_PUS_100K_UP)
|
|
#define SD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_47K_UP | \
|
|
PAD_CTL_DSE_HIGH)
|
|
|
|
int board_mmc_init(bd_t *bis)
|
|
{
|
|
int ret;
|
|
|
|
static const iomux_v3_cfg_t sd3_pads[] = {
|
|
NEW_PAD_CTRL(MX53_PAD_PATA_RESET_B__ESDHC3_CMD,
|
|
SD_CMD_PAD_CTRL),
|
|
NEW_PAD_CTRL(MX53_PAD_PATA_IORDY__ESDHC3_CLK, SD_PAD_CTRL),
|
|
NEW_PAD_CTRL(MX53_PAD_PATA_DATA8__ESDHC3_DAT0, SD_PAD_CTRL),
|
|
NEW_PAD_CTRL(MX53_PAD_PATA_DATA9__ESDHC3_DAT1, SD_PAD_CTRL),
|
|
NEW_PAD_CTRL(MX53_PAD_PATA_DATA10__ESDHC3_DAT2, SD_PAD_CTRL),
|
|
NEW_PAD_CTRL(MX53_PAD_PATA_DATA11__ESDHC3_DAT3, SD_PAD_CTRL),
|
|
NEW_PAD_CTRL(MX53_PAD_PATA_DATA0__ESDHC3_DAT4, SD_PAD_CTRL),
|
|
NEW_PAD_CTRL(MX53_PAD_PATA_DATA1__ESDHC3_DAT5, SD_PAD_CTRL),
|
|
NEW_PAD_CTRL(MX53_PAD_PATA_DATA2__ESDHC3_DAT6, SD_PAD_CTRL),
|
|
NEW_PAD_CTRL(MX53_PAD_PATA_DATA3__ESDHC3_DAT7, SD_PAD_CTRL),
|
|
};
|
|
|
|
esdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
|
|
imx_iomux_v3_setup_multiple_pads(sd3_pads, ARRAY_SIZE(sd3_pads));
|
|
|
|
ret = fsl_esdhc_initialize(bis, &esdhc_cfg[0]);
|
|
if (ret)
|
|
return ret;
|
|
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
static int power_init(void)
|
|
{
|
|
struct udevice *dev;
|
|
int ret;
|
|
|
|
ret = pmic_get("mc34708", &dev);
|
|
if (ret) {
|
|
printf("%s: mc34708 not found !\n", __func__);
|
|
return ret;
|
|
}
|
|
|
|
/* Set VDDGP to 1.110V for 800 MHz on SW1 */
|
|
pmic_clrsetbits(dev, REG_SW_0, SWx_VOLT_MASK_MC34708,
|
|
SWx_1_110V_MC34708);
|
|
|
|
/* Set VCC as 1.30V on SW2 */
|
|
pmic_clrsetbits(dev, REG_SW_1, SWx_VOLT_MASK_MC34708,
|
|
SWx_1_300V_MC34708);
|
|
|
|
/* Set global reset timer to 4s */
|
|
pmic_clrsetbits(dev, REG_POWER_CTL2, TIMER_MASK_MC34708,
|
|
TIMER_4S_MC34708);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static void setup_clocks(void)
|
|
{
|
|
int ret;
|
|
u32 ref_clk = MXC_HCLK;
|
|
/*
|
|
* CPU clock set to 800MHz and DDR to 400MHz
|
|
*/
|
|
ret = mxc_set_clock(ref_clk, 800, MXC_ARM_CLK);
|
|
if (ret)
|
|
printf("CPU: Switch CPU clock to 800MHZ failed\n");
|
|
|
|
ret = mxc_set_clock(ref_clk, 400, MXC_PERIPH_CLK);
|
|
ret |= mxc_set_clock(ref_clk, 400, MXC_DDR_CLK);
|
|
if (ret)
|
|
printf("CPU: Switch DDR clock to 400MHz failed\n");
|
|
}
|
|
|
|
static void setup_ups(void)
|
|
{
|
|
gpio_request(BOOSTER_OFF, "BOOSTER_OFF");
|
|
gpio_direction_output(BOOSTER_OFF, 0);
|
|
}
|
|
|
|
int board_early_init_f(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Do not overwrite the console
|
|
* Use always serial for U-Boot console
|
|
*/
|
|
int overwrite_console(void)
|
|
{
|
|
return 1;
|
|
}
|
|
|
|
int board_init(void)
|
|
{
|
|
gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
|
|
|
|
return 0;
|
|
}
|
|
|
|
void eth_phy_reset(void)
|
|
{
|
|
gpio_request(PHY_nRST, "PHY_nRST");
|
|
gpio_direction_output(PHY_nRST, 1);
|
|
udelay(50);
|
|
gpio_set_value(PHY_nRST, 0);
|
|
udelay(400);
|
|
gpio_set_value(PHY_nRST, 1);
|
|
udelay(50);
|
|
}
|
|
|
|
void board_disable_display(void)
|
|
{
|
|
gpio_request(LCD_BACKLIGHT, "LCD_BACKLIGHT");
|
|
gpio_direction_output(LCD_BACKLIGHT, 0);
|
|
}
|
|
|
|
void board_misc_setup(void)
|
|
{
|
|
gpio_request(KEY1, "KEY1_GPIO");
|
|
gpio_direction_input(KEY1);
|
|
|
|
if (gpio_get_value(KEY1))
|
|
env_set("key1", "off");
|
|
else
|
|
env_set("key1", "on");
|
|
}
|
|
|
|
int board_late_init(void)
|
|
{
|
|
int ret = 0;
|
|
|
|
board_disable_display();
|
|
setup_ups();
|
|
|
|
if (!power_init())
|
|
setup_clocks();
|
|
|
|
ret = read_eeprom();
|
|
if (ret)
|
|
printf("Error %d reading EEPROM content!\n", ret);
|
|
|
|
eth_phy_reset();
|
|
|
|
show_eeprom();
|
|
read_board_id();
|
|
|
|
board_misc_setup();
|
|
|
|
return ret;
|
|
}
|