mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
d3daba10f1
AM4372 EPOS EVM has 1GB LPDDR2(Part no: MT42L256M32D2LG-25 WT:A) Adding LPDDR2 init sequence and register details for the same. Below is the brief description of LPDDR2 init sequence: -> Configure VTP -> Configure DDR IO settings -> Disable initialization and refreshes until EMIF registers are programmed. -> Program Timing registers -> Program PHY control and Temp alert and ZQ config registers. -> Enable initialization and refreshes and configure SDRAM CONFIG register -> Wait till initialization is complete and the configure MR registers. Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com> |
||
|---|---|---|
| .. | ||
| am43xx | ||
| am335x | ||
| am3517crane | ||
| beagle | ||
| dra7xx | ||
| evm | ||
| omap5_uevm | ||
| omap5912osk | ||
| panda | ||
| sdp3430 | ||
| sdp4430 | ||
| ti814x | ||
| ti816x | ||
| tnetv107xevm | ||