mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-09 04:36:16 +09:00
93d9fc26cb
This patch makes the following changes to the SR1500 board port: - Update defconfig to support SPI NOR (use make savedefconfig). - Increase SPI speed to a maximum of 100MHz for faster system bootup. - Change environment location, so that its not between SPL and main U-Boot. This way the combined SPL / U-Boot image can be used for updates. Signed-off-by: Stefan Roese <sr@denx.de> Cc: Marek Vasut <marex@denx.de>
120 lines
3.4 KiB
C
120 lines
3.4 KiB
C
/*
|
|
* Copyright (C) 2015 Stefan Roese <sr@denx.de>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
#ifndef __CONFIG_SOCFPGA_SR1500_H__
|
|
#define __CONFIG_SOCFPGA_SR1500_H__
|
|
|
|
#include <asm/arch/base_addr_ac5.h>
|
|
|
|
#define CONFIG_BOARD_EARLY_INIT_F
|
|
|
|
#define CONFIG_SYS_NO_FLASH
|
|
#define CONFIG_DOS_PARTITION
|
|
#define CONFIG_FAT_WRITE
|
|
|
|
#define CONFIG_HW_WATCHDOG
|
|
|
|
/* U-Boot Commands */
|
|
#define CONFIG_CMD_ASKENV
|
|
#define CONFIG_CMD_BOOTZ
|
|
#define CONFIG_CMD_CACHE
|
|
#define CONFIG_CMD_DHCP
|
|
#define CONFIG_CMD_EXT4
|
|
#define CONFIG_CMD_EXT4_WRITE
|
|
#define CONFIG_CMD_FAT
|
|
#define CONFIG_CMD_FS_GENERIC
|
|
#define CONFIG_CMD_GPIO
|
|
#define CONFIG_CMD_GREPENV
|
|
#define CONFIG_CMD_MEMTEST
|
|
#define CONFIG_CMD_MII
|
|
#define CONFIG_CMD_MMC
|
|
#define CONFIG_CMD_PING
|
|
#define CONFIG_CMD_SF
|
|
#define CONFIG_CMD_SPI
|
|
#define CONFIG_CMD_TIME
|
|
|
|
/* Memory configurations */
|
|
#define PHYS_SDRAM_1_SIZE 0x40000000 /* 1GiB on SR1500 */
|
|
|
|
/* Booting Linux */
|
|
#define CONFIG_BOOTDELAY 3
|
|
#define CONFIG_BOOTFILE "uImage"
|
|
#define CONFIG_BOOTARGS "console=ttyS0" __stringify(CONFIG_BAUDRATE)
|
|
#define CONFIG_BOOTCOMMAND "run mmcload; run mmcboot"
|
|
#define CONFIG_LOADADDR 0x01000000
|
|
#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
|
|
#define CONFIG_SYS_CONSOLE_INFO_QUIET /* don't print console @ startup */
|
|
|
|
/* Ethernet on SoC (EMAC) */
|
|
#define CONFIG_PHY_INTERFACE_MODE PHY_INTERFACE_MODE_RGMII
|
|
/* The PHY is autodetected, so no MII PHY address is needed here */
|
|
#define CONFIG_PHY_MARVELL
|
|
#define PHY_ANEG_TIMEOUT 8000
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
"verify=n\0" \
|
|
"loadaddr= " __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
|
|
"ramboot=setenv bootargs " CONFIG_BOOTARGS ";" \
|
|
"bootm ${loadaddr} - ${fdt_addr}\0" \
|
|
"bootimage=zImage\0" \
|
|
"fdt_addr=100\0" \
|
|
"fdtimage=socfpga.dtb\0" \
|
|
"fsloadcmd=ext2load\0" \
|
|
"bootm ${loadaddr} - ${fdt_addr}\0" \
|
|
"mmcroot=/dev/mmcblk0p2\0" \
|
|
"mmcboot=setenv bootargs " CONFIG_BOOTARGS \
|
|
" root=${mmcroot} rw rootwait;" \
|
|
"bootz ${loadaddr} - ${fdt_addr}\0" \
|
|
"mmcload=mmc rescan;" \
|
|
"load mmc 0:1 ${loadaddr} ${bootimage};" \
|
|
"load mmc 0:1 ${fdt_addr} ${fdtimage}\0" \
|
|
"qspiload=sf probe && mtdparts default && run ubiload\0" \
|
|
"qspiboot=setenv bootargs " CONFIG_BOOTARGS \
|
|
" ubi.mtd=1,64 root=ubi0:rootfs rw rootfstype=ubifs;"\
|
|
"bootz ${loadaddr} - ${fdt_addr}\0" \
|
|
"ubiload=ubi part UBI && ubifsmount ubi0 && " \
|
|
"ubifsload ${loadaddr} /boot/${bootimage} && " \
|
|
"ubifsload ${fdt_addr} /boot/${fdtimage}\0"
|
|
|
|
/* Environment */
|
|
#define CONFIG_ENV_IS_IN_SPI_FLASH
|
|
|
|
/* Enable SPI NOR flash reset, needed for SPI booting */
|
|
#define CONFIG_SPI_N25Q256A_RESET
|
|
|
|
/*
|
|
* Bootcounter
|
|
*/
|
|
#define CONFIG_BOOTCOUNT_LIMIT
|
|
/* last 2 lwords in OCRAM */
|
|
#define CONFIG_SYS_BOOTCOUNT_ADDR 0xfffffff8
|
|
#define CONFIG_SYS_BOOTCOUNT_BE
|
|
|
|
/* Environment setting for SPI flash */
|
|
#define CONFIG_SYS_REDUNDAND_ENVIRONMENT
|
|
#define CONFIG_ENV_SECT_SIZE (64 * 1024)
|
|
#define CONFIG_ENV_SIZE (16 * 1024)
|
|
#define CONFIG_ENV_OFFSET 0x000e0000
|
|
#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SECT_SIZE)
|
|
#define CONFIG_ENV_SPI_BUS 0
|
|
#define CONFIG_ENV_SPI_CS 0
|
|
#define CONFIG_ENV_SPI_MODE SPI_MODE_3
|
|
#define CONFIG_ENV_SPI_MAX_HZ 100000000 /* Use max of 100MHz */
|
|
#define CONFIG_SF_DEFAULT_SPEED 100000000
|
|
|
|
/*
|
|
* The QSPI NOR flash layout on SR1500:
|
|
*
|
|
* 0000.0000 - 0003.ffff: SPL (4 times)
|
|
* 0004.0000 - 000d.ffff: U-Boot
|
|
* 000e.0000 - 000e.ffff: env1
|
|
* 000f.0000 - 000f.ffff: env2
|
|
*/
|
|
|
|
/* The rest of the configuration is shared */
|
|
#include <configs/socfpga_common.h>
|
|
|
|
#endif /* __CONFIG_SOCFPGA_SR1500_H__ */
|