mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-10 23:03:29 +09:00
![Bin Meng](/assets/img/avatar_default.png)
The irqroute.asl file is already common enough to all x86 platforms. Platform ASL files need only provide a irqroute.h to describe how internal PCI devices and PCIe downstream port devices' INTx pins are routed to which PIRQ pin. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Simon Glass <sjg@chromium.org>
112 lines
3.1 KiB
C
112 lines
3.1 KiB
C
/*
|
|
* Copyright (C) 2013 Google Inc.
|
|
* Copyright (C) 2014 Sage Electronics Engineering, LLC.
|
|
* Copyright (C) 2016 Bin Meng <bmeng.cn@gmail.com>
|
|
*
|
|
* Modified from coreboot src/soc/intel/baytrail/include/soc/irq_helper.h
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
/*
|
|
* This file intentionally gets included multiple times, to set pic and apic
|
|
* modes, so should not have guard statements added.
|
|
*/
|
|
|
|
/*
|
|
* This file will use irqroute.asl and irqroute.h to generate the ACPI IRQ
|
|
* routing for the platform being compiled.
|
|
*
|
|
* This method uses #defines in irqroute.h along with the macros contained
|
|
* in this file to generate an IRQ routing for each PCI device in the system.
|
|
*/
|
|
|
|
#undef PCI_DEV_PIRQ_ROUTES
|
|
#undef PCI_DEV_PIRQ_ROUTE
|
|
#undef ACPI_DEV_IRQ
|
|
#undef PCIE_BRIDGE_DEV
|
|
#undef RP_IRQ_ROUTES
|
|
#undef ROOTPORT_METHODS
|
|
#undef ROOTPORT_IRQ_ROUTES
|
|
#undef RP_METHOD
|
|
|
|
#if defined(PIC_MODE)
|
|
|
|
#define ACPI_DEV_IRQ(dev_, pin_, pin_name_) \
|
|
Package() { ## dev_ ## ffff, pin_, \_SB.PCI0.LPCB.LNK ## pin_name_, 0 }
|
|
|
|
#define RP_IRQ_ROUTES(prefix_, func_, a_, b_, c_, d_) \
|
|
Name(prefix_ ## func_ ## P, Package() \
|
|
{ \
|
|
ACPI_DEV_IRQ(0x0000, 0, a_), \
|
|
ACPI_DEV_IRQ(0x0000, 1, b_), \
|
|
ACPI_DEV_IRQ(0x0000, 2, c_), \
|
|
ACPI_DEV_IRQ(0x0000, 3, d_), \
|
|
})
|
|
|
|
/* define as blank so ROOTPORT_METHODS only gets inserted once */
|
|
#define ROOTPORT_METHODS(prefix_, dev_)
|
|
|
|
#else /* defined(PIC_MODE) */
|
|
|
|
#define ACPI_DEV_IRQ(dev_, pin_, pin_name_) \
|
|
Package() { ## dev_ ## ffff, pin_, 0, PIRQ ## pin_name_ ## _APIC_IRQ }
|
|
|
|
#define RP_IRQ_ROUTES(prefix_, func_, a_, b_, c_, d_) \
|
|
Name(prefix_ ## func_ ## A, Package() \
|
|
{ \
|
|
ACPI_DEV_IRQ(0x0000, 0, a_), \
|
|
ACPI_DEV_IRQ(0x0000, 1, b_), \
|
|
ACPI_DEV_IRQ(0x0000, 2, c_), \
|
|
ACPI_DEV_IRQ(0x0000, 3, d_), \
|
|
})
|
|
|
|
#define ROOTPORT_METHODS(prefix_, dev_) \
|
|
RP_METHOD(prefix_, dev_, 0) \
|
|
RP_METHOD(prefix_, dev_, 1) \
|
|
RP_METHOD(prefix_, dev_, 2) \
|
|
RP_METHOD(prefix_, dev_, 3) \
|
|
RP_METHOD(prefix_, dev_, 4) \
|
|
RP_METHOD(prefix_, dev_, 5) \
|
|
RP_METHOD(prefix_, dev_, 6) \
|
|
RP_METHOD(prefix_, dev_, 7)
|
|
|
|
#endif /* defined(PIC_MODE) */
|
|
|
|
#define PCI_DEV_PIRQ_ROUTE(dev_, a_, b_, c_, d_) \
|
|
ACPI_DEV_IRQ(dev_, 0, a_), \
|
|
ACPI_DEV_IRQ(dev_, 1, b_), \
|
|
ACPI_DEV_IRQ(dev_, 2, c_), \
|
|
ACPI_DEV_IRQ(dev_, 3, d_)
|
|
|
|
#define PCIE_BRIDGE_DEV(prefix_, dev_, a_, b_, c_, d_) \
|
|
ROOTPORT_IRQ_ROUTES(prefix_, a_, b_, c_, d_) \
|
|
ROOTPORT_METHODS(prefix_, dev_)
|
|
|
|
#define ROOTPORT_IRQ_ROUTES(prefix_, a_, b_, c_, d_) \
|
|
RP_IRQ_ROUTES(prefix_, 0, a_, b_, c_, d_) \
|
|
RP_IRQ_ROUTES(prefix_, 1, b_, c_, d_, a_) \
|
|
RP_IRQ_ROUTES(prefix_, 2, c_, d_, a_, b_) \
|
|
RP_IRQ_ROUTES(prefix_, 3, d_, a_, b_, c_) \
|
|
RP_IRQ_ROUTES(prefix_, 4, a_, b_, c_, d_) \
|
|
RP_IRQ_ROUTES(prefix_, 5, b_, c_, d_, a_) \
|
|
RP_IRQ_ROUTES(prefix_, 6, c_, d_, a_, b_) \
|
|
RP_IRQ_ROUTES(prefix_, 7, d_, a_, b_, c_)
|
|
|
|
#define RP_METHOD(prefix_, dev_, func_)\
|
|
Device (prefix_ ## 0 ## func_) \
|
|
{ \
|
|
Name(_ADR, dev_ ## 000 ## func_) \
|
|
Name(_PRW, Package() { 0, 0 }) \
|
|
Method(_PRT) { \
|
|
If (PICM) { \
|
|
Return (prefix_ ## func_ ## A) \
|
|
} Else { \
|
|
Return (prefix_ ## func_ ## P) \
|
|
} \
|
|
} \
|
|
}
|
|
|
|
/* SoC specific PIRQ route configuration */
|
|
#include <asm/arch/acpi/irqroute.h>
|