mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-24 11:59:46 +09:00
d29d17d7ba
Unified DDR driver is maintained for better performance, robustness and bug fixes. Upgrading to use unified DDR driver for MPC83xx takes advantage of overall improvement. It requires changes for board files to customize platform-dependent parameters. To utilize the unified DDR driver, a board needs to define CONFIG_FSL_DDRx in the header file. No more boards will be accepted without such definition. Note: the workaround for erratum DDR6 for the very old MPC834x Rev 1.0/1.1 and MPC8360 Rev 1.1/1.2 parts is not migrated to unified driver. Signed-off-by: Kim Phillips <kim.phillips@freescale.com> Signed-off-by: York Sun <yorksun@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
81 lines
2.2 KiB
Makefile
81 lines
2.2 KiB
Makefile
#
|
|
# (C) Copyright 2006
|
|
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
#
|
|
# Copyright 2004 Freescale Semiconductor, Inc.
|
|
#
|
|
# See file CREDITS for list of people who contributed to this
|
|
# project.
|
|
#
|
|
# This program is free software; you can redistribute it and/or
|
|
# modify it under the terms of the GNU General Public License as
|
|
# published by the Free Software Foundation; either version 2 of
|
|
# the License, or (at your option) any later version.
|
|
#
|
|
# This program is distributed in the hope that it will be useful,
|
|
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
# GNU General Public License for more details.
|
|
#
|
|
# You should have received a copy of the GNU General Public License
|
|
# along with this program; if not, write to the Free Software
|
|
# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
# MA 02111-1307 USA
|
|
#
|
|
|
|
include $(TOPDIR)/config.mk
|
|
|
|
LIB = $(obj)lib$(CPU).o
|
|
|
|
START = start.o
|
|
|
|
COBJS-y += traps.o
|
|
COBJS-y += cpu.o
|
|
COBJS-y += cpu_init.o
|
|
COBJS-y += speed.o
|
|
COBJS-y += interrupts.o
|
|
COBJS-y += ecc.o
|
|
COBJS-$(CONFIG_QE) += qe_io.o
|
|
COBJS-$(CONFIG_FSL_SERDES) += serdes.o
|
|
COBJS-$(CONFIG_PCI) += pci.o
|
|
COBJS-$(CONFIG_PCIE) += pcie.o
|
|
COBJS-$(CONFIG_OF_LIBFDT) += fdt.o
|
|
|
|
ifdef CONFIG_FSL_DDR2
|
|
COBJS-$(CONFIG_MPC8349) += ddr-gen2.o
|
|
else
|
|
COBJS-y += spd_sdram.o
|
|
endif
|
|
COBJS-$(CONFIG_FSL_DDR2) += law.o
|
|
|
|
COBJS := $(COBJS-y)
|
|
SRCS := $(START:.o=.S) $(SOBJS:.o=.S) $(COBJS:.o=.c)
|
|
OBJS := $(addprefix $(obj),$(SOBJS) $(COBJS))
|
|
START := $(addprefix $(obj),$(START))
|
|
|
|
all: $(obj).depend $(START) $(LIB)
|
|
|
|
$(LIB): $(OBJS)
|
|
$(call cmd_link_o_target, $(OBJS))
|
|
|
|
$(obj)ddr-gen1.c:
|
|
@rm -f $(obj)ddr-gen1.c
|
|
ln -sf $(SRCTREE)/arch/powerpc/cpu/mpc85xx/ddr-gen1.c $(obj)ddr-gen1.c
|
|
|
|
$(obj)ddr-gen2.c:
|
|
@rm -f $(obj)ddr-gen2.c
|
|
ln -sf $(SRCTREE)/arch/powerpc/cpu/mpc85xx/ddr-gen2.c $(obj)ddr-gen2.c
|
|
|
|
$(obj)ddr-gen3.c:
|
|
@rm -f $(obj)ddr-gen3.c
|
|
ln -sf $(SRCTREE)/arch/powerpc/cpu/mpc85xx/ddr-gen3.c $(obj)ddr-gen3.c
|
|
|
|
#########################################################################
|
|
|
|
# defines $(obj).depend target
|
|
include $(SRCTREE)/rules.mk
|
|
|
|
sinclude $(obj).depend
|
|
|
|
#########################################################################
|