mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-20 08:58:52 +09:00
![Philippe De Muyter](/assets/img/avatar_default.png)
This patch adds a phy driver for the Micrel KSZ8895 switch. As the SoC MAC is directly connected to the switch MAC the link to the switch is always up. But the KSZ8895 switch can be hardwired in three configuration modes : - not configurable with eventually an eeprom-stored configuration - configurable by the mdio/mdc connection (SMI protocol) - configurable by a SPI connection. In not configurable mode, the switch starts automatically, but in the other modes, it must be started programmatically, by writing 1 in configuration register 1. We only support the not configurable and mdio/mdc (aka SMI) modes here. Signed-off-by: Philippe De Muyter <phdm@macqel.be> Cc: Christian Gmeiner <christian.gmeiner@gmail.com> Signed-off-by: Joe Hershberger <joe.hershberger@ni.com>
284 lines
7.0 KiB
C
284 lines
7.0 KiB
C
/*
|
|
* Micrel PHY drivers
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*
|
|
* Copyright 2010-2011 Freescale Semiconductor, Inc.
|
|
* author Andy Fleming
|
|
* (C) 2012 NetModule AG, David Andrey, added KSZ9031
|
|
*/
|
|
#include <config.h>
|
|
#include <common.h>
|
|
#include <micrel.h>
|
|
#include <phy.h>
|
|
|
|
static struct phy_driver KSZ804_driver = {
|
|
.name = "Micrel KSZ804",
|
|
.uid = 0x221510,
|
|
.mask = 0xfffff0,
|
|
.features = PHY_BASIC_FEATURES,
|
|
.config = &genphy_config,
|
|
.startup = &genphy_startup,
|
|
.shutdown = &genphy_shutdown,
|
|
};
|
|
|
|
/**
|
|
* KSZ8895
|
|
*/
|
|
|
|
static unsigned short smireg_to_phy(unsigned short reg)
|
|
{
|
|
return ((reg & 0xc0) >> 3) + 0x06 + ((reg & 0x20) >> 5);
|
|
}
|
|
|
|
static unsigned short smireg_to_reg(unsigned short reg)
|
|
{
|
|
return reg & 0x1F;
|
|
}
|
|
|
|
static void ksz8895_write_smireg(struct phy_device *phydev, int smireg, int val)
|
|
{
|
|
phydev->bus->write(phydev->bus, smireg_to_phy(smireg), MDIO_DEVAD_NONE,
|
|
smireg_to_reg(smireg), val);
|
|
}
|
|
|
|
#if 0
|
|
static int ksz8895_read_smireg(struct phy_device *phydev, int smireg)
|
|
{
|
|
return phydev->bus->read(phydev->bus, smireg_to_phy(smireg),
|
|
MDIO_DEVAD_NONE, smireg_to_reg(smireg));
|
|
}
|
|
#endif
|
|
|
|
int ksz8895_config(struct phy_device *phydev)
|
|
{
|
|
/* we are connected directly to the switch without
|
|
* dedicated PHY. SCONF1 == 001 */
|
|
phydev->link = 1;
|
|
phydev->duplex = DUPLEX_FULL;
|
|
phydev->speed = SPEED_100;
|
|
|
|
/* Force the switch to start */
|
|
ksz8895_write_smireg(phydev, 1, 1);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int ksz8895_startup(struct phy_device *phydev)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static struct phy_driver ksz8895_driver = {
|
|
.name = "Micrel KSZ8895/KSZ8864",
|
|
.uid = 0x221450,
|
|
.mask = 0xffffe1,
|
|
.features = PHY_BASIC_FEATURES,
|
|
.config = &ksz8895_config,
|
|
.startup = &ksz8895_startup,
|
|
.shutdown = &genphy_shutdown,
|
|
};
|
|
|
|
#ifndef CONFIG_PHY_MICREL_KSZ9021
|
|
/*
|
|
* I can't believe Micrel used the exact same part number
|
|
* for the KSZ9021. Shame Micrel, Shame!
|
|
*/
|
|
static struct phy_driver KS8721_driver = {
|
|
.name = "Micrel KS8721BL",
|
|
.uid = 0x221610,
|
|
.mask = 0xfffff0,
|
|
.features = PHY_BASIC_FEATURES,
|
|
.config = &genphy_config,
|
|
.startup = &genphy_startup,
|
|
.shutdown = &genphy_shutdown,
|
|
};
|
|
#endif
|
|
|
|
|
|
/*
|
|
* KSZ9021 - KSZ9031 common
|
|
*/
|
|
|
|
#define MII_KSZ90xx_PHY_CTL 0x1f
|
|
#define MIIM_KSZ90xx_PHYCTL_1000 (1 << 6)
|
|
#define MIIM_KSZ90xx_PHYCTL_100 (1 << 5)
|
|
#define MIIM_KSZ90xx_PHYCTL_10 (1 << 4)
|
|
#define MIIM_KSZ90xx_PHYCTL_DUPLEX (1 << 3)
|
|
|
|
static int ksz90xx_startup(struct phy_device *phydev)
|
|
{
|
|
unsigned phy_ctl;
|
|
genphy_update_link(phydev);
|
|
phy_ctl = phy_read(phydev, MDIO_DEVAD_NONE, MII_KSZ90xx_PHY_CTL);
|
|
|
|
if (phy_ctl & MIIM_KSZ90xx_PHYCTL_DUPLEX)
|
|
phydev->duplex = DUPLEX_FULL;
|
|
else
|
|
phydev->duplex = DUPLEX_HALF;
|
|
|
|
if (phy_ctl & MIIM_KSZ90xx_PHYCTL_1000)
|
|
phydev->speed = SPEED_1000;
|
|
else if (phy_ctl & MIIM_KSZ90xx_PHYCTL_100)
|
|
phydev->speed = SPEED_100;
|
|
else if (phy_ctl & MIIM_KSZ90xx_PHYCTL_10)
|
|
phydev->speed = SPEED_10;
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_PHY_MICREL_KSZ9021
|
|
/*
|
|
* KSZ9021
|
|
*/
|
|
|
|
/* PHY Registers */
|
|
#define MII_KSZ9021_EXTENDED_CTRL 0x0b
|
|
#define MII_KSZ9021_EXTENDED_DATAW 0x0c
|
|
#define MII_KSZ9021_EXTENDED_DATAR 0x0d
|
|
|
|
#define CTRL1000_PREFER_MASTER (1 << 10)
|
|
#define CTRL1000_CONFIG_MASTER (1 << 11)
|
|
#define CTRL1000_MANUAL_CONFIG (1 << 12)
|
|
|
|
int ksz9021_phy_extended_write(struct phy_device *phydev, int regnum, u16 val)
|
|
{
|
|
/* extended registers */
|
|
phy_write(phydev, MDIO_DEVAD_NONE,
|
|
MII_KSZ9021_EXTENDED_CTRL, regnum | 0x8000);
|
|
return phy_write(phydev, MDIO_DEVAD_NONE,
|
|
MII_KSZ9021_EXTENDED_DATAW, val);
|
|
}
|
|
|
|
int ksz9021_phy_extended_read(struct phy_device *phydev, int regnum)
|
|
{
|
|
/* extended registers */
|
|
phy_write(phydev, MDIO_DEVAD_NONE, MII_KSZ9021_EXTENDED_CTRL, regnum);
|
|
return phy_read(phydev, MDIO_DEVAD_NONE, MII_KSZ9021_EXTENDED_DATAR);
|
|
}
|
|
|
|
|
|
static int ksz9021_phy_extread(struct phy_device *phydev, int addr, int devaddr,
|
|
int regnum)
|
|
{
|
|
return ksz9021_phy_extended_read(phydev, regnum);
|
|
}
|
|
|
|
static int ksz9021_phy_extwrite(struct phy_device *phydev, int addr,
|
|
int devaddr, int regnum, u16 val)
|
|
{
|
|
return ksz9021_phy_extended_write(phydev, regnum, val);
|
|
}
|
|
|
|
/* Micrel ksz9021 */
|
|
static int ksz9021_config(struct phy_device *phydev)
|
|
{
|
|
unsigned ctrl1000 = 0;
|
|
const unsigned master = CTRL1000_PREFER_MASTER |
|
|
CTRL1000_CONFIG_MASTER | CTRL1000_MANUAL_CONFIG;
|
|
unsigned features = phydev->drv->features;
|
|
|
|
if (getenv("disable_giga"))
|
|
features &= ~(SUPPORTED_1000baseT_Half |
|
|
SUPPORTED_1000baseT_Full);
|
|
/* force master mode for 1000BaseT due to chip errata */
|
|
if (features & SUPPORTED_1000baseT_Half)
|
|
ctrl1000 |= ADVERTISE_1000HALF | master;
|
|
if (features & SUPPORTED_1000baseT_Full)
|
|
ctrl1000 |= ADVERTISE_1000FULL | master;
|
|
phydev->advertising = phydev->supported = features;
|
|
phy_write(phydev, MDIO_DEVAD_NONE, MII_CTRL1000, ctrl1000);
|
|
genphy_config_aneg(phydev);
|
|
genphy_restart_aneg(phydev);
|
|
return 0;
|
|
}
|
|
|
|
static struct phy_driver ksz9021_driver = {
|
|
.name = "Micrel ksz9021",
|
|
.uid = 0x221610,
|
|
.mask = 0xfffff0,
|
|
.features = PHY_GBIT_FEATURES,
|
|
.config = &ksz9021_config,
|
|
.startup = &ksz90xx_startup,
|
|
.shutdown = &genphy_shutdown,
|
|
.writeext = &ksz9021_phy_extwrite,
|
|
.readext = &ksz9021_phy_extread,
|
|
};
|
|
#endif
|
|
|
|
/**
|
|
* KSZ9031
|
|
*/
|
|
/* PHY Registers */
|
|
#define MII_KSZ9031_MMD_ACCES_CTRL 0x0d
|
|
#define MII_KSZ9031_MMD_REG_DATA 0x0e
|
|
|
|
/* Accessors to extended registers*/
|
|
int ksz9031_phy_extended_write(struct phy_device *phydev,
|
|
int devaddr, int regnum, u16 mode, u16 val)
|
|
{
|
|
/*select register addr for mmd*/
|
|
phy_write(phydev, MDIO_DEVAD_NONE,
|
|
MII_KSZ9031_MMD_ACCES_CTRL, devaddr);
|
|
/*select register for mmd*/
|
|
phy_write(phydev, MDIO_DEVAD_NONE,
|
|
MII_KSZ9031_MMD_REG_DATA, regnum);
|
|
/*setup mode*/
|
|
phy_write(phydev, MDIO_DEVAD_NONE,
|
|
MII_KSZ9031_MMD_ACCES_CTRL, (mode | devaddr));
|
|
/*write the value*/
|
|
return phy_write(phydev, MDIO_DEVAD_NONE,
|
|
MII_KSZ9031_MMD_REG_DATA, val);
|
|
}
|
|
|
|
int ksz9031_phy_extended_read(struct phy_device *phydev, int devaddr,
|
|
int regnum, u16 mode)
|
|
{
|
|
phy_write(phydev, MDIO_DEVAD_NONE,
|
|
MII_KSZ9031_MMD_ACCES_CTRL, devaddr);
|
|
phy_write(phydev, MDIO_DEVAD_NONE,
|
|
MII_KSZ9031_MMD_REG_DATA, regnum);
|
|
phy_write(phydev, MDIO_DEVAD_NONE,
|
|
MII_KSZ9031_MMD_ACCES_CTRL, (devaddr | mode));
|
|
return phy_read(phydev, MDIO_DEVAD_NONE, MII_KSZ9031_MMD_REG_DATA);
|
|
}
|
|
|
|
static int ksz9031_phy_extread(struct phy_device *phydev, int addr, int devaddr,
|
|
int regnum)
|
|
{
|
|
return ksz9031_phy_extended_read(phydev, devaddr, regnum,
|
|
MII_KSZ9031_MOD_DATA_NO_POST_INC);
|
|
};
|
|
|
|
static int ksz9031_phy_extwrite(struct phy_device *phydev, int addr,
|
|
int devaddr, int regnum, u16 val)
|
|
{
|
|
return ksz9031_phy_extended_write(phydev, devaddr, regnum,
|
|
MII_KSZ9031_MOD_DATA_POST_INC_RW, val);
|
|
};
|
|
|
|
|
|
static struct phy_driver ksz9031_driver = {
|
|
.name = "Micrel ksz9031",
|
|
.uid = 0x221620,
|
|
.mask = 0xfffff0,
|
|
.features = PHY_GBIT_FEATURES,
|
|
.config = &genphy_config,
|
|
.startup = &ksz90xx_startup,
|
|
.shutdown = &genphy_shutdown,
|
|
.writeext = &ksz9031_phy_extwrite,
|
|
.readext = &ksz9031_phy_extread,
|
|
};
|
|
|
|
int phy_micrel_init(void)
|
|
{
|
|
phy_register(&KSZ804_driver);
|
|
#ifdef CONFIG_PHY_MICREL_KSZ9021
|
|
phy_register(&ksz9021_driver);
|
|
#else
|
|
phy_register(&KS8721_driver);
|
|
#endif
|
|
phy_register(&ksz9031_driver);
|
|
phy_register(&ksz8895_driver);
|
|
return 0;
|
|
}
|