mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-06 10:13:44 +09:00
![]() When DDR data rate is higher than 1200MT/s or controller interleaving is enabled, additional cycle for write-to-read turnaround is needed to satisfy dynamic ODT timing. Signed-off-by: York Sun <yorksun@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org> |
||
---|---|---|
.. | ||
arm | ||
avr32 | ||
blackfin | ||
i386 | ||
m68k | ||
microblaze | ||
mips | ||
nios2 | ||
powerpc | ||
sh | ||
sparc | ||
.gitignore |