mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-28 07:30:26 +09:00
fe7d654d04
Migrate the BR/OR settings to Kconfig. These must be known at compile time, so cannot be configured via DT. Configuration of this crucial variable should still be somewhat comfortable. Hence, make its fields configurable in Kconfig, and assemble the final value from these. Signed-off-by: Mario Six <mario.six@gdsys.cc>
155 lines
4.0 KiB
Plaintext
155 lines
4.0 KiB
Plaintext
CONFIG_PPC=y
|
|
CONFIG_SYS_TEXT_BASE=0xFE000000
|
|
CONFIG_SYS_CLK_FREQ=66666667
|
|
CONFIG_MPC83xx=y
|
|
CONFIG_HIGH_BATS=y
|
|
CONFIG_TARGET_MPC8313ERDB_NOR=y
|
|
CONFIG_CORE_PLL_RATIO_2_1=y
|
|
CONFIG_PCI_HOST_MODE_ENABLE=y
|
|
CONFIG_PCI_INT_ARBITER1_ENABLE=y
|
|
CONFIG_BOOT_MEMORY_SPACE_LOW=y
|
|
CONFIG_BOOT_ROM_INTERFACE_GPCM_16BIT=y
|
|
CONFIG_TSEC1_MODE_RGMII=y
|
|
CONFIG_TSEC2_MODE_RGMII=y
|
|
CONFIG_BAT0=y
|
|
CONFIG_BAT0_NAME="DDR"
|
|
CONFIG_BAT0_BASE=0x00000000
|
|
CONFIG_BAT0_LENGTH_256_MBYTES=y
|
|
CONFIG_BAT0_ACCESS_RW=y
|
|
CONFIG_BAT0_USER_MODE_VALID=y
|
|
CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_BAT1=y
|
|
CONFIG_BAT1_NAME="PCI1_MEM"
|
|
CONFIG_BAT1_BASE=0x80000000
|
|
CONFIG_BAT1_LENGTH_256_MBYTES=y
|
|
CONFIG_BAT1_ACCESS_RW=y
|
|
CONFIG_BAT1_USER_MODE_VALID=y
|
|
CONFIG_BAT1_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_BAT2=y
|
|
CONFIG_BAT2_NAME="PCI1_MMIO_BASE"
|
|
CONFIG_BAT2_BASE=0x90000000
|
|
CONFIG_BAT2_LENGTH_256_MBYTES=y
|
|
CONFIG_BAT2_ACCESS_RW=y
|
|
CONFIG_BAT2_ICACHE_INHIBITED=y
|
|
CONFIG_BAT2_ICACHE_GUARDED=y
|
|
CONFIG_BAT2_DCACHE_INHIBITED=y
|
|
CONFIG_BAT2_DCACHE_GUARDED=y
|
|
CONFIG_BAT2_USER_MODE_VALID=y
|
|
CONFIG_BAT2_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_BAT5=y
|
|
CONFIG_BAT5_NAME="IMMR"
|
|
CONFIG_BAT5_BASE=0xE0000000
|
|
CONFIG_BAT5_LENGTH_256_MBYTES=y
|
|
CONFIG_BAT5_ACCESS_RW=y
|
|
CONFIG_BAT5_ICACHE_INHIBITED=y
|
|
CONFIG_BAT5_ICACHE_GUARDED=y
|
|
CONFIG_BAT5_DCACHE_INHIBITED=y
|
|
CONFIG_BAT5_DCACHE_GUARDED=y
|
|
CONFIG_BAT5_USER_MODE_VALID=y
|
|
CONFIG_BAT5_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_BAT6=y
|
|
CONFIG_BAT6_NAME="STACK_IN_DCACHE"
|
|
CONFIG_BAT6_BASE=0xF0000000
|
|
CONFIG_BAT6_LENGTH_256_MBYTES=y
|
|
CONFIG_BAT6_ACCESS_RW=y
|
|
CONFIG_BAT6_ICACHE_GUARDED=y
|
|
CONFIG_BAT6_DCACHE_GUARDED=y
|
|
CONFIG_BAT6_USER_MODE_VALID=y
|
|
CONFIG_BAT6_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_LBLAW0=y
|
|
CONFIG_LBLAW0_BASE=0xFE000000
|
|
CONFIG_LBLAW0_NAME="FLASH"
|
|
CONFIG_LBLAW0_LENGTH_16_MBYTES=y
|
|
CONFIG_LBLAW1=y
|
|
CONFIG_LBLAW1_BASE=0xE2800000
|
|
CONFIG_LBLAW1_NAME="NAND"
|
|
CONFIG_LBLAW1_LENGTH_32_KBYTES=y
|
|
CONFIG_LBLAW2=y
|
|
CONFIG_LBLAW2_BASE=0xF0000000
|
|
CONFIG_LBLAW2_NAME="VSC7385"
|
|
CONFIG_LBLAW2_LENGTH_128_KBYTES=y
|
|
CONFIG_LBLAW3=y
|
|
CONFIG_LBLAW3_BASE=0xFA000000
|
|
CONFIG_LBLAW3_NAME="BCSR"
|
|
CONFIG_LBLAW3_LENGTH_32_KBYTES=y
|
|
CONFIG_OF_BOARD_SETUP=y
|
|
CONFIG_OF_STDOUT_VIA_ALIAS=y
|
|
CONFIG_SYS_EXTRA_OPTIONS="SYS_66MHZ"
|
|
CONFIG_BOOTDELAY=6
|
|
CONFIG_MISC_INIT_R=y
|
|
CONFIG_BOARD_EARLY_INIT_R=y
|
|
CONFIG_HUSH_PARSER=y
|
|
CONFIG_CMD_IMLS=y
|
|
CONFIG_CMD_GPIO=y
|
|
CONFIG_CMD_I2C=y
|
|
CONFIG_CMD_NAND=y
|
|
CONFIG_CMD_PCI=y
|
|
# CONFIG_CMD_SETEXPR is not set
|
|
CONFIG_CMD_DHCP=y
|
|
CONFIG_CMD_MII=y
|
|
CONFIG_CMD_PING=y
|
|
CONFIG_CMD_DATE=y
|
|
CONFIG_CMD_MTDPARTS=y
|
|
CONFIG_MTDIDS_DEFAULT="nand0=e2800000.flash"
|
|
CONFIG_MTDPARTS_DEFAULT="mtdparts=e2800000.flash:512k(uboot),128k(env),6m@1m(kernel),-(fs)"
|
|
# CONFIG_MMC is not set
|
|
CONFIG_MTD_NOR_FLASH=y
|
|
CONFIG_FLASH_CFI_DRIVER=y
|
|
CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
|
|
CONFIG_SYS_FLASH_PROTECTION=y
|
|
CONFIG_SYS_FLASH_CFI=y
|
|
CONFIG_PHY_MARVELL=y
|
|
CONFIG_TSEC_ENET=y
|
|
CONFIG_SYS_NS16550=y
|
|
CONFIG_OF_LIBFDT=y
|
|
CONFIG_ELBC_BR_OR_NAND_PRELIM_1=y
|
|
CONFIG_ELBC_BR0_OR0=y
|
|
CONFIG_BR0_OR0_NAME="FLASH"
|
|
CONFIG_BR0_OR0_BASE=0xFE000000
|
|
CONFIG_BR0_MACHINE_GPCM=y
|
|
CONFIG_BR0_PORTSIZE_16BIT=y
|
|
CONFIG_OR0_AM_8_MBYTES=y
|
|
CONFIG_OR0_EAD_EXTRA=y
|
|
CONFIG_OR0_SCY_9=y
|
|
CONFIG_OR0_XACS_EXTENDED=y
|
|
CONFIG_OR0_EHTR_1_CYCLE=y
|
|
CONFIG_ELBC_BR1_OR1=y
|
|
CONFIG_BR1_OR1_NAME="NAND"
|
|
CONFIG_BR1_OR1_BASE=0xE2800000
|
|
CONFIG_BR1_ERRORCHECKING_BOTH=y
|
|
CONFIG_BR1_MACHINE_FCM=y
|
|
CONFIG_BR1_PORTSIZE_8BIT=y
|
|
CONFIG_OR1_AM_32_KBYTES=y
|
|
CONFIG_OR1_SCY_1=y
|
|
CONFIG_OR1_TRLX_RELAXED=y
|
|
CONFIG_OR1_CHT_TWO_CLOCK=y
|
|
CONFIG_OR1_CSCT_8_CYCLE=y
|
|
CONFIG_OR1_CST_ONE_CLOCK=y
|
|
CONFIG_OR1_EHTR_8_CYCLE=y
|
|
CONFIG_ELBC_BR3_OR3=y
|
|
CONFIG_BR3_OR3_NAME="BCSR"
|
|
CONFIG_BR3_OR3_BASE=0xFA000000
|
|
CONFIG_BR3_MACHINE_GPCM=y
|
|
CONFIG_BR3_PORTSIZE_8BIT=y
|
|
CONFIG_OR3_AM_32_KBYTES=y
|
|
CONFIG_OR3_ACS_HALF_CYCLE_EARLIER=y
|
|
CONFIG_OR3_CSNT_EARLIER=y
|
|
CONFIG_OR3_EAD_EXTRA=y
|
|
CONFIG_OR3_SCY_15=y
|
|
CONFIG_OR3_XACS_EXTENDED=y
|
|
CONFIG_OR3_TRLX_RELAXED=y
|
|
CONFIG_OR3_EHTR_8_CYCLE=y
|
|
CONFIG_ELBC_BR2_OR2=y
|
|
CONFIG_BR2_OR2_NAME="VSC7385"
|
|
CONFIG_BR2_OR2_BASE=0xF0000000
|
|
CONFIG_BR2_MACHINE_GPCM=y
|
|
CONFIG_BR2_PORTSIZE_8BIT=y
|
|
CONFIG_OR2_AM_128_KBYTES=y
|
|
CONFIG_OR2_CSNT_EARLIER=y
|
|
CONFIG_OR2_EAD_EXTRA=y
|
|
CONFIG_OR2_SCY_15=y
|
|
CONFIG_OR2_SETA_EXTERNAL=y
|
|
CONFIG_OR2_XACS_EXTENDED=y
|
|
CONFIG_OR2_TRLX_RELAXED=y
|
|
CONFIG_OR2_EHTR_8_CYCLE=y
|