mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-22 01:48:52 +09:00
![]() Use a board-specific board_sat_r_get() function to configure the board for PCIe 2.0 capability (e.g. 5GB/s link speed). Otherwise the default of 2.5GB/s will be established. Signed-off-by: Stefan Roese <sr@denx.de> |
||
---|---|---|
.. | ||
fpga.c | ||
kwbimage.cfg | ||
MAINTAINERS | ||
Makefile | ||
theadorable.c | ||
theadorable.h |