mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-09 12:46:17 +09:00
713b616459
When U-Boot runs from EL3 system timer is setup based on this macro. Software default freq for silicon is 100MHz but enable opton to rewrite it. Emulation platform is using 4MHz. Signed-off-by: Michal Simek <michal.simek@xilinx.com>
36 lines
925 B
C
36 lines
925 B
C
/*
|
|
* Configuration for Xilinx ZynqMP emulation platforms
|
|
*
|
|
* (C) Copyright 2014 - 2015 Xilinx, Inc.
|
|
* Michal Simek <michal.simek@xilinx.com>
|
|
* Siva Durga Prasad Paladugu <sivadur@xilinx.com>
|
|
*
|
|
* Based on Configuration for Versatile Express
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __CONFIG_ZYNQMP_EP_H
|
|
#define __CONFIG_ZYNQMP_EP_H
|
|
|
|
#define CONFIG_ZYNQ_SDHCI0
|
|
#define CONFIG_ZYNQ_SDHCI_MAX_FREQ 52000000
|
|
#define CONFIG_ZYNQ_SDHCI_MIN_FREQ (CONFIG_ZYNQ_SDHCI_MAX_FREQ << 9)
|
|
#define CONFIG_ZYNQ_I2C0
|
|
#define CONFIG_SYS_I2C_ZYNQ
|
|
#define CONFIG_ZYNQ_EEPROM
|
|
#define CONFIG_AHCI
|
|
#define CONFIG_ZYNQMP_XHCI_LIST {ZYNQMP_USB0_XHCI_BASEADDR, \
|
|
ZYNQMP_USB1_XHCI_BASEADDR}
|
|
|
|
/* Physical Memory Map */
|
|
#define CONFIG_NR_DRAM_BANKS 1
|
|
#define CONFIG_SYS_SDRAM_BASE 0
|
|
#define CONFIG_SYS_SDRAM_SIZE 0x40000000
|
|
|
|
#define COUNTER_FREQUENCY 4000000
|
|
|
|
#include <configs/xilinx_zynqmp.h>
|
|
|
|
#endif /* __CONFIG_ZYNQMP_EP_H */
|