mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-20 08:58:52 +09:00
![Mike Frysinger](/assets/img/avatar_default.png)
While the initdram() function makes sense on some arches, it doesn't for Blackfin systems as it's always implemented the same way. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
83 lines
2.1 KiB
C
83 lines
2.1 KiB
C
/*
|
|
* U-boot - main board file
|
|
*
|
|
* Copyright (c) 2005-2008 Analog Devices Inc.
|
|
*
|
|
* Licensed under the GPL-2 or later.
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <config.h>
|
|
#include <command.h>
|
|
#include <netdev.h>
|
|
#include <asm/blackfin.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
int checkboard(void)
|
|
{
|
|
printf("Board: Bluetechnix CM-BF548 board\n");
|
|
printf(" Support: http://www.bluetechnix.at/\n");
|
|
return 0;
|
|
}
|
|
|
|
int board_early_init_f(void)
|
|
{
|
|
/* Port H: PH8 - PH13 == A4 - A9
|
|
* address lines of the parallel asynchronous memory interface
|
|
*/
|
|
|
|
/************************************************
|
|
* configure GPIO *
|
|
* set port H function enable register *
|
|
* configure PH8-PH13 as peripheral (not GPIO) *
|
|
*************************************************/
|
|
bfin_write_PORTH_FER(0x3F03);
|
|
|
|
/************************************************
|
|
* set port H MUX to configure PH8-PH13 *
|
|
* 1st Function (MUX = 00) (bits 16-27 == 0) *
|
|
* Set to address signals A4-A9 *
|
|
*************************************************/
|
|
bfin_write_PORTH_MUX(0);
|
|
|
|
/************************************************
|
|
* set port H direction register *
|
|
* enable PH8-PH13 as outputs *
|
|
*************************************************/
|
|
bfin_write_PORTH_DIR_SET(0x3F00);
|
|
|
|
/* Port I: PI0 - PH14 == A10 - A24
|
|
* address lines of the parallel asynchronous memory interface
|
|
*/
|
|
|
|
/************************************************
|
|
* set port I function enable register *
|
|
* configure PI0-PI14 as peripheral (not GPIO) *
|
|
*************************************************/
|
|
bfin_write_PORTI_FER(0x7fff);
|
|
|
|
/**************************************************
|
|
* set PORT I MUX to configure PI14-PI0 as *
|
|
* 1st Function (MUX=00) - address signals A10-A24 *
|
|
***************************************************/
|
|
bfin_write_PORTI_MUX(0);
|
|
|
|
/****************************************
|
|
* set PORT I direction register *
|
|
* enable PI0 - PI14 as outputs *
|
|
*****************************************/
|
|
bfin_write_PORTI_DIR_SET(0x7fff);
|
|
|
|
return 0;
|
|
}
|
|
|
|
int board_eth_init(bd_t *bis)
|
|
{
|
|
int rc = 0;
|
|
#ifdef CONFIG_SMC911X
|
|
rc = smc911x_initialize(0, CONFIG_SMC911X_BASE);
|
|
#endif
|
|
return rc;
|
|
}
|