mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-12 06:06:15 +09:00
6530a8bf8a
This patch adds OMAP3 cpu type auto detection based on OMAP3 register and removes hardcoded values. Signed-off-by: Steve Sakoman <sakoman@gmail.com> Signed-off-by: Dirk Behme <dirk.behme@googlemail.com>
71 lines
1.9 KiB
C
71 lines
1.9 KiB
C
/*
|
|
* (C) Copyright 2004-2008
|
|
* Texas Instruments, <www.ti.com>
|
|
* Richard Woodruff <r-woodruff2@ti.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR /PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
#ifndef _SYS_PROTO_H_
|
|
#define _SYS_PROTO_H_
|
|
|
|
typedef struct {
|
|
u32 board_type_v1;
|
|
u32 board_type_v2;
|
|
u32 mtype;
|
|
char *board_string;
|
|
char *nand_string;
|
|
} omap3_sysinfo;
|
|
|
|
void prcm_init(void);
|
|
void per_clocks_enable(void);
|
|
|
|
void memif_init(void);
|
|
void sdrc_init(void);
|
|
void do_sdrc_init(u32, u32);
|
|
void gpmc_init(void);
|
|
|
|
void watchdog_init(void);
|
|
void set_muxconf_regs(void);
|
|
|
|
u32 get_cpu_rev(void);
|
|
u32 get_mem_type(void);
|
|
u32 get_sysboot_value(void);
|
|
u32 is_gpmc_muxed(void);
|
|
u32 get_gpmc0_type(void);
|
|
u32 get_gpmc0_width(void);
|
|
u32 get_board_type(void);
|
|
void display_board_info(u32);
|
|
u32 get_sdr_cs_size(u32);
|
|
u32 get_sdr_cs_offset(u32);
|
|
u32 is_running_in_sdram(void);
|
|
u32 is_running_in_sram(void);
|
|
u32 is_running_in_flash(void);
|
|
u32 get_device_type(void);
|
|
void l2cache_enable(void);
|
|
void secureworld_exit(void);
|
|
void setup_auxcr(void);
|
|
void try_unlock_memory(void);
|
|
u32 get_boot_type(void);
|
|
void v7_flush_dcache_all(u32);
|
|
void sr32(void *, u32, u32, u32);
|
|
u32 wait_on_value(u32, u32, void *, u32);
|
|
void sdelay(unsigned long);
|
|
void make_cs1_contiguous(void);
|
|
void omap_nand_switch_ecc(int);
|
|
void power_init_r(void);
|
|
|
|
#endif
|