mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-30 13:58:51 +09:00
![]() Currently we may end up with an LCD clock divider that differs from
the HDMI PHY clock divider if we can't exactly match the pixel clock.
Fix this by using DIV_ROUND_UP to calculate the divider. This works
since the PLL is chosen such that the resulting pixel clock is
never higher than the requested pixel clock.
Fixes:
|
||
---|---|---|
.. | ||
lcdc.c | ||
Makefile | ||
simplefb_common.c | ||
simplefb_common.h | ||
sunxi_de2.c | ||
sunxi_display.c | ||
sunxi_dw_hdmi.c | ||
sunxi_lcd.c | ||
tve_common.c |