mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-06 03:06:16 +09:00
cdbb0cf8ec
Generic board support assumes a different method of specifying DRAM size on board, also it can be shared among all boards, notably only sh7763rdp board has a custom legacy dram_init(), however the difference is only in printing some additional information, this feature can be removed. Signed-off-by: Vladimir Zapolskiy <vz@mleia.com> Reviewed-by: Simon Glass <sjg@chromium.org>
59 lines
1.0 KiB
C
59 lines
1.0 KiB
C
/*
|
|
* Copyright (C) 2007,2008
|
|
* Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <ide.h>
|
|
#include <netdev.h>
|
|
#include <asm/processor.h>
|
|
#include <asm/io.h>
|
|
#include <asm/pci.h>
|
|
|
|
int checkboard(void)
|
|
{
|
|
puts("BOARD: Renesas Solutions R2D Plus\n");
|
|
return 0;
|
|
}
|
|
|
|
int board_init(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
int board_late_init(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
#define FPGA_BASE 0xA4000000
|
|
#define FPGA_CFCTL (FPGA_BASE + 0x04)
|
|
#define CFCTL_EN (0x432)
|
|
#define FPGA_CFPOW (FPGA_BASE + 0x06)
|
|
#define CFPOW_ON (0x02)
|
|
#define FPGA_CFCDINTCLR (FPGA_BASE + 0x2A)
|
|
#define CFCDINTCLR_EN (0x01)
|
|
|
|
void ide_set_reset(int idereset)
|
|
{
|
|
/* if reset = 1 IDE reset will be asserted */
|
|
if (idereset) {
|
|
outw(CFCTL_EN, FPGA_CFCTL); /* CF enable */
|
|
outw(inw(FPGA_CFPOW)|CFPOW_ON, FPGA_CFPOW); /* Power OM */
|
|
outw(CFCDINTCLR_EN, FPGA_CFCDINTCLR); /* Int clear */
|
|
}
|
|
}
|
|
|
|
static struct pci_controller hose;
|
|
void pci_init_board(void)
|
|
{
|
|
pci_sh7751_init(&hose);
|
|
}
|
|
|
|
int board_eth_init(bd_t *bis)
|
|
{
|
|
return pci_eth_init(bis);
|
|
}
|