mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-22 18:09:03 +09:00
![Patrick Delaunay](/assets/img/avatar_default.png)
Done with: ./tools/moveconfig.py BMP_16BPP BMP_24BPP BMP_32BPP Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com> Reviewed-by: Simon Glass <sjg@chromium.org>
192 lines
5.4 KiB
C
192 lines
5.4 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright 2013-2019 Toradex, Inc.
|
|
*
|
|
* Configuration settings for the Toradex Apalis iMX6
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
#include <linux/stringify.h>
|
|
|
|
#include "mx6_common.h"
|
|
|
|
#undef CONFIG_DISPLAY_BOARDINFO
|
|
|
|
#define CONFIG_MACH_TYPE 4886
|
|
|
|
#include <asm/arch/imx-regs.h>
|
|
#include <asm/mach-imx/gpio.h>
|
|
|
|
#ifdef CONFIG_SPL
|
|
#include "imx6_spl.h"
|
|
#endif
|
|
|
|
#define CONFIG_CMDLINE_TAG
|
|
#define CONFIG_SETUP_MEMORY_TAGS
|
|
#define CONFIG_INITRD_TAG
|
|
#define CONFIG_REVISION_TAG
|
|
#define CONFIG_SERIAL_TAG
|
|
|
|
/* Size of malloc() pool */
|
|
#define CONFIG_SYS_MALLOC_LEN (32 * 1024 * 1024)
|
|
|
|
#define CONFIG_MXC_UART_BASE UART1_BASE
|
|
|
|
/* I2C Configs */
|
|
#define CONFIG_SYS_I2C_MXC
|
|
#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
|
|
#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
|
|
#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
|
|
#define CONFIG_SYS_I2C_SPEED 100000
|
|
#define CONFIG_SYS_MXC_I2C3_SPEED 400000
|
|
|
|
/* MMC Configs */
|
|
#define CONFIG_SYS_FSL_ESDHC_ADDR 0
|
|
#define CONFIG_SYS_FSL_USDHC_NUM 3
|
|
|
|
/*
|
|
* SATA Configs
|
|
*/
|
|
#ifdef CONFIG_CMD_SATA
|
|
#define CONFIG_LBA48
|
|
#endif
|
|
|
|
/* Network */
|
|
#define PHY_ANEG_TIMEOUT 15000 /* PHY needs longer aneg time */
|
|
|
|
/* USB Configs */
|
|
/* Host */
|
|
#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
|
|
#define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* For OTG port */
|
|
#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
|
|
#define CONFIG_MXC_USB_FLAGS 0
|
|
/* Client */
|
|
#define CONFIG_USBD_HS
|
|
|
|
/* Framebuffer and LCD */
|
|
#define CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
|
|
#define CONFIG_VIDEO_LOGO
|
|
#define CONFIG_VIDEO_BMP_LOGO
|
|
#define CONFIG_IMX_HDMI
|
|
#define CONFIG_IMX_VIDEO_SKIP
|
|
|
|
/* Command definition */
|
|
|
|
#undef CONFIG_IPADDR
|
|
#define CONFIG_IPADDR 192.168.10.2
|
|
#define CONFIG_NETMASK 255.255.255.0
|
|
#undef CONFIG_SERVERIP
|
|
#define CONFIG_SERVERIP 192.168.10.1
|
|
|
|
#define CONFIG_LOADADDR 0x12000000
|
|
|
|
#ifndef CONFIG_SPL_BUILD
|
|
#define BOOT_TARGET_DEVICES(func) \
|
|
func(MMC, mmc, 1) \
|
|
func(MMC, mmc, 2) \
|
|
func(MMC, mmc, 0) \
|
|
func(USB, usb, 0) \
|
|
func(DHCP, dhcp, na)
|
|
#include <config_distro_bootcmd.h>
|
|
#undef BOOTENV_RUN_NET_USB_START
|
|
#define BOOTENV_RUN_NET_USB_START ""
|
|
#else /* CONFIG_SPL_BUILD */
|
|
#define BOOTENV
|
|
#endif /* CONFIG_SPL_BUILD */
|
|
|
|
#define UBOOT_UPDATE \
|
|
"uboot_hwpart=1\0" \
|
|
"uboot_blk=8a\0" \
|
|
"uboot_spl_blk=2\0" \
|
|
"set_blkcnt=setexpr blkcnt ${filesize} + 0x1ff && " \
|
|
"setexpr blkcnt ${blkcnt} / 0x200\0" \
|
|
"update_uboot=run set_blkcnt && mmc dev 0 ${uboot_hwpart} && " \
|
|
"mmc write ${loadaddr} ${uboot_blk} ${blkcnt}\0" \
|
|
"update_spl=run set_blkcnt && mmc dev 0 ${uboot_hwpart} && " \
|
|
"mmc write ${loadaddr} ${uboot_spl_blk} ${blkcnt}\0"
|
|
|
|
#define MEM_LAYOUT_ENV_SETTINGS \
|
|
"bootm_size=0x20000000\0" \
|
|
"fdt_addr_r=0x12100000\0" \
|
|
"kernel_addr_r=0x11000000\0" \
|
|
"pxefile_addr_r=0x17100000\0" \
|
|
"ramdisk_addr_r=0x12200000\0" \
|
|
"scriptaddr=0x17000000\0"
|
|
|
|
#define NFS_BOOTCMD \
|
|
"nfsargs=ip=:::::eth0:on root=/dev/nfs ro\0" \
|
|
"nfsboot=run setup; " \
|
|
"setenv bootargs ${defargs} ${nfsargs} ${setupargs} " \
|
|
"${vidargs}; echo Booting via DHCP/TFTP/NFS...; " \
|
|
"run nfsdtbload; dhcp ${kernel_addr_r} " \
|
|
"&& run fdt_fixup && bootz ${kernel_addr_r} ${dtbparam}\0" \
|
|
"nfsdtbload=setenv dtbparam; tftp ${fdt_addr_r} ${fdt_file} " \
|
|
"&& setenv dtbparam \" - ${fdt_addr_r}\" && true\0"
|
|
|
|
#ifndef CONFIG_TDX_APALIS_IMX6_V1_0
|
|
#define FDT_FILE "imx6q-apalis-eval.dtb"
|
|
#define FDT_FILE_V1_0 "imx6q-apalis_v1_0-eval.dtb"
|
|
#else
|
|
#define FDT_FILE "imx6q-apalis_v1_0-eval.dtb"
|
|
#endif
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
BOOTENV \
|
|
"bootcmd=run distro_bootcmd ; " \
|
|
"usb start ; " \
|
|
"setenv stdout serial,vidconsole; " \
|
|
"setenv stdin serial,usbkbd\0" \
|
|
"boot_file=zImage\0" \
|
|
"console=ttymxc0\0" \
|
|
"defargs=enable_wait_mode=off vmalloc=400M\0" \
|
|
"fdt_file=" FDT_FILE "\0" \
|
|
"fdtfile=" FDT_FILE "\0" \
|
|
"fdt_fixup=;\0" \
|
|
MEM_LAYOUT_ENV_SETTINGS \
|
|
NFS_BOOTCMD \
|
|
UBOOT_UPDATE \
|
|
"setethupdate=if env exists ethaddr; then; else setenv ethaddr " \
|
|
"00:14:2d:00:00:00; fi; tftpboot ${loadaddr} " \
|
|
"flash_eth.img && source ${loadaddr}\0" \
|
|
"setsdupdate=setenv interface mmc; setenv drive 1; mmc rescan; " \
|
|
"load ${interface} ${drive}:1 ${loadaddr} flash_blk.img " \
|
|
"|| setenv drive 2; mmc rescan; load ${interface} ${drive}:1" \
|
|
" ${loadaddr} flash_blk.img && " \
|
|
"source ${loadaddr}\0" \
|
|
"setup=setenv setupargs fec_mac=${ethaddr} " \
|
|
"consoleblank=0 no_console_suspend=1 console=tty1 " \
|
|
"console=${console},${baudrate}n8\0 " \
|
|
"setupdate=run setsdupdate || run setusbupdate || run setethupdate\0" \
|
|
"setusbupdate=usb start && setenv interface usb; setenv drive 0; " \
|
|
"load ${interface} ${drive}:1 ${loadaddr} flash_blk.img && " \
|
|
"source ${loadaddr}\0" \
|
|
"splashpos=m,m\0" \
|
|
"splashimage=" __stringify(CONFIG_LOADADDR) "\0" \
|
|
"vidargs=mxc_hdmi.only_cea=1 " \
|
|
"video=mxcfb0:dev=hdmi,1920x1080M@60,if=RGB24 " \
|
|
"video=mxcfb1:off video=mxcfb2:off video=mxcfb3:off " \
|
|
"fbmem=32M\0 "
|
|
|
|
/* Miscellaneous configurable options */
|
|
#undef CONFIG_SYS_CBSIZE
|
|
#define CONFIG_SYS_CBSIZE 1024
|
|
#undef CONFIG_SYS_MAXARGS
|
|
#define CONFIG_SYS_MAXARGS 48
|
|
|
|
#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
|
|
|
|
/* Physical Memory Map */
|
|
#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
|
|
#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
|
|
#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
|
|
|
|
#define CONFIG_SYS_INIT_SP_OFFSET \
|
|
(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
|
|
#define CONFIG_SYS_INIT_SP_ADDR \
|
|
(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
|
|
|
|
#endif /* __CONFIG_H */
|