mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-26 20:09:02 +09:00
![Andy Yan](/assets/img/avatar_default.png)
RV1108 is embedded with an ARM Cortex-A7 single core and a DSP core from Rockchip. It is designed for varies application scenario such as car DVR, sports DV, secure camera and UAV camera. Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Simon Glass <sjg@chromium.org>
26 lines
910 B
Makefile
26 lines
910 B
Makefile
#
|
|
# (C) Copyright 2016 Cadence Design Systems Inc.
|
|
#
|
|
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
|
|
obj-$(CONFIG_SYSRESET) += sysreset-uclass.o
|
|
obj-$(CONFIG_SYSRESET_PSCI) += sysreset_psci.o
|
|
obj-$(CONFIG_SYSRESET_SYSCON) += sysreset_syscon.o
|
|
obj-$(CONFIG_SYSRESET_WATCHDOG) += sysreset_watchdog.o
|
|
|
|
ifndef CONFIG_SPL_BUILD
|
|
obj-$(CONFIG_ROCKCHIP_RK3036) += sysreset_rk3036.o
|
|
endif
|
|
obj-$(CONFIG_ROCKCHIP_RK3188) += sysreset_rk3188.o
|
|
obj-$(CONFIG_ROCKCHIP_RK3288) += sysreset_rk3288.o
|
|
obj-$(CONFIG_ROCKCHIP_RK3328) += sysreset_rk3328.o
|
|
obj-$(CONFIG_ROCKCHIP_RK3368) += sysreset_rk3368.o
|
|
obj-$(CONFIG_ROCKCHIP_RK3399) += sysreset_rk3399.o
|
|
obj-$(CONFIG_ROCKCHIP_RV1108) += sysreset_rv1108.o
|
|
obj-$(CONFIG_SANDBOX) += sysreset_sandbox.o
|
|
obj-$(CONFIG_ARCH_SNAPDRAGON) += sysreset_snapdragon.o
|
|
obj-$(CONFIG_ARCH_STI) += sysreset_sti.o
|
|
obj-$(CONFIG_TARGET_XTFPGA) += sysreset_xtfpga.o
|
|
obj-$(CONFIG_ARCH_ASPEED) += sysreset_ast.o
|