mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-06 04:43:21 +09:00
![Marek Vasut](/assets/img/avatar_default.png)
The Arria10 SPL is a complete mess of calls to functions which are called in the wrong context and it is surprise it works at all. This patch tries to clean that mess up by shuffling the function calls around and moving the calls into the correct context. Due to the delicate nature of the reordering, this is done in one huge patch. The following changes happen in this patch: - Security policy init and NIC301 happens first in board_init_f() - The clock init happens very early in board_init_f() in SPL only - arch_early_init_r() only registers the FPGA, just like on Gen5 - arch_early_init_r() is never called from any _f() function - Dedicated FPGA pins are inited in board_init_f() as on Gen5 Signed-off-by: Marek Vasut <marex@denx.de> Cc: Chin Liang See <chin.liang.see@intel.com> Cc: Dinh Nguyen <dinguyen@kernel.org> Cc: Ley Foon Tan <ley.foon.tan@intel.com>
36 lines
662 B
C
36 lines
662 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (C) 2016-2017 Intel Corporation
|
|
*/
|
|
|
|
#ifndef _MISC_H_
|
|
#define _MISC_H_
|
|
|
|
void dwmac_deassert_reset(const unsigned int of_reset_id, const u32 phymode);
|
|
|
|
struct bsel {
|
|
const char *mode;
|
|
const char *name;
|
|
};
|
|
|
|
extern struct bsel bsel_str[];
|
|
|
|
#ifdef CONFIG_FPGA
|
|
void socfpga_fpga_add(void);
|
|
#else
|
|
static inline void socfpga_fpga_add(void) {}
|
|
#endif
|
|
|
|
#ifdef CONFIG_TARGET_SOCFPGA_GEN5
|
|
void socfpga_sdram_remap_zero(void);
|
|
#endif
|
|
|
|
#ifdef CONFIG_TARGET_SOCFPGA_ARRIA10
|
|
void socfpga_init_security_policies(void);
|
|
void socfpga_sdram_remap_zero(void);
|
|
#endif
|
|
|
|
void do_bridge_reset(int enable);
|
|
|
|
#endif /* _MISC_H_ */
|