mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-09 06:13:21 +09:00
56d83d1c04
Set DDR_SEL_PAD_CONTR register explicitly to DDR3 which solves RAM issues with newer silicon (1.1). This register was added in revision 4 of the Vybrid Reference Manual. Signed-off-by: Stefan Agner <stefan@agner.ch> |
||
---|---|---|
.. | ||
clock.h | ||
crm_regs.h | ||
imx-regs.h | ||
iomux-vf610.h |