mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-10 14:53:26 +09:00
![Bin Meng](/assets/img/avatar_default.png)
PIRQ routing is pretty much common in Intel chipset. It has several PIRQ links (normally 8) and corresponding registers (either in PCI configuration space or memory-mapped IBASE) to configure the legacy 8259 IRQ vector mapping. Refactor current Queensbay PIRQ routing support using device tree and move it to a common place, so that we can easily add PIRQ routing support on a new platform. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Acked-by: Simon Glass <sjg@chromium.org>
28 lines
763 B
Makefile
28 lines
763 B
Makefile
#
|
|
# (C) Copyright 2006
|
|
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
#
|
|
# (C) Copyright 2002
|
|
# Daniel Engström, Omicron Ceti AB, daniel@omicron.se.
|
|
#
|
|
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
|
|
extra-y = start.o
|
|
obj-$(CONFIG_X86_RESET_VECTOR) += resetvec.o start16.o
|
|
obj-y += interrupts.o cpu.o call64.o
|
|
|
|
obj-$(CONFIG_INTEL_BAYTRAIL) += baytrail/
|
|
obj-$(CONFIG_SYS_COREBOOT) += coreboot/
|
|
obj-$(CONFIG_QEMU) += qemu/
|
|
obj-$(CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE) += ivybridge/
|
|
obj-$(CONFIG_NORTHBRIDGE_INTEL_IVYBRIDGE) += ivybridge/
|
|
obj-$(CONFIG_INTEL_QUARK) += quark/
|
|
obj-$(CONFIG_INTEL_QUEENSBAY) += queensbay/
|
|
obj-y += irq.o lapic.o
|
|
obj-$(CONFIG_SMP) += mp_init.o
|
|
obj-y += mtrr.o
|
|
obj-$(CONFIG_PCI) += pci.o
|
|
obj-$(CONFIG_SMP) += sipi_vector.o
|
|
obj-y += turbo.o
|