mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 07:16:04 +09:00
728d21b8c7
Remove setting tapdelays for different speeds separately. Instead use the ITAP and OTAP delay values which are read from the device tree. If the DT does not contain tap delay values, the predefined values will be used for the same. Signed-off-by: Ashok Reddy Soma <ashok.reddy.soma@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com> Reviewed-by: Peng Fan <peng.fan@nxp.com>
21 lines
497 B
C
21 lines
497 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Xilinx ZynqMP SoC Tap Delay Programming
|
|
*
|
|
* Copyright (C) 2018 Xilinx, Inc.
|
|
*/
|
|
|
|
#ifndef __ZYNQMP_TAP_DELAY_H__
|
|
#define __ZYNQMP_TAP_DELAY_H__
|
|
|
|
#ifdef CONFIG_ARCH_ZYNQMP
|
|
void zynqmp_dll_reset(u8 deviceid);
|
|
void arasan_zynqmp_set_tapdelay(u8 device_id, u32 itap_delay, u32 otap_delay);
|
|
#else
|
|
inline void zynqmp_dll_reset(u8 deviceid) {}
|
|
inline void arasan_zynqmp_set_tapdelay(u8 device_id, u32 itap_delay,
|
|
u32 otap_delay) {}
|
|
#endif
|
|
|
|
#endif
|