mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-16 15:13:46 +09:00
ca831f4933
A Platform Controller Hub is an Intel concept - it is like the peripherals on an SoC and is often in a separate chip from the CPU. The chip is typically found on the first PCI bus and integrates multiple devices. We have a very simple uclass to support PCHs. Add a few operations, such as setting up the devices on the PCH and finding the SPI controller base address. Also move it into drivers/pch/ since we will be adding a few PCH drivers. Signed-off-by: Simon Glass <sjg@chromium.org> Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
45 lines
1.1 KiB
Makefile
45 lines
1.1 KiB
Makefile
#
|
|
# (C) Copyright 2002-2006
|
|
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
#
|
|
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
|
|
obj-y += bios.o
|
|
obj-y += bios_asm.o
|
|
obj-y += bios_interrupts.o
|
|
obj-$(CONFIG_CMD_BOOTM) += bootm.o
|
|
obj-y += cmd_boot.o
|
|
obj-$(CONFIG_EFI) += efi/
|
|
obj-y += e820.o
|
|
obj-y += gcc.o
|
|
obj-y += init_helpers.o
|
|
obj-y += interrupts.o
|
|
obj-y += lpc-uclass.o
|
|
obj-y += mpspec.o
|
|
obj-$(CONFIG_ENABLE_MRC_CACHE) += mrccache.o
|
|
obj-y += cmd_mtrr.o
|
|
obj-$(CONFIG_I8259_PIC) += i8259.o
|
|
obj-$(CONFIG_I8254_TIMER) += i8254.o
|
|
ifndef CONFIG_DM_PCI
|
|
obj-$(CONFIG_PCI) += pci_type1.o
|
|
endif
|
|
obj-y += pirq_routing.o
|
|
obj-y += relocate.o
|
|
obj-y += physmem.o
|
|
obj-$(CONFIG_X86_RAMTEST) += ramtest.o
|
|
obj-y += sfi.o
|
|
obj-$(CONFIG_GENERATE_SMBIOS_TABLE) += smbios.o
|
|
obj-y += string.o
|
|
obj-$(CONFIG_GENERATE_ACPI_TABLE) += acpi_table.o
|
|
obj-y += tables.o
|
|
obj-$(CONFIG_CMD_ZBOOT) += zimage.o
|
|
obj-$(CONFIG_HAVE_FSP) += fsp/
|
|
|
|
extra-$(CONFIG_USE_PRIVATE_LIBGCC) += lib.a
|
|
|
|
NORMAL_LIBGCC = $(shell $(CC) $(PLATFORM_CPPFLAGS) -print-libgcc-file-name)
|
|
OBJCOPYFLAGS := --prefix-symbols=__normal_
|
|
$(obj)/lib.a: $(NORMAL_LIBGCC) FORCE
|
|
$(call if_changed,objcopy)
|