mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-22 09:58:52 +09:00
![Michal Simek](/assets/img/avatar_default.png)
Add support for U-BOOT SPL. NOR and RAM mode are supported. There are 3 images in NOR flash. u-boot.img, dtb and kernel. Signed-off-by: Michal Simek <michal.simek@xilinx.com>
58 lines
834 B
Plaintext
58 lines
834 B
Plaintext
/*
|
|
* (C) Copyright 2013 - 2014 Xilinx, Inc
|
|
*
|
|
* Michal Simek <michal.simek@xilinx.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <asm-offsets.h>
|
|
|
|
OUTPUT_ARCH(microblaze)
|
|
ENTRY(_start)
|
|
|
|
SECTIONS
|
|
{
|
|
.text ALIGN(0x4):
|
|
{
|
|
__text_start = .;
|
|
arch/microblaze/cpu/start.o (.text)
|
|
*(.text)
|
|
*(.text.*)
|
|
__text_end = .;
|
|
}
|
|
|
|
.rodata ALIGN(0x4):
|
|
{
|
|
__rodata_start = .;
|
|
*(SORT_BY_ALIGNMENT(SORT_BY_NAME(.rodata*)))
|
|
__rodata_end = .;
|
|
}
|
|
|
|
.data ALIGN(0x4):
|
|
{
|
|
__data_start = .;
|
|
*(.data)
|
|
*(.data.*)
|
|
__data_end = .;
|
|
}
|
|
|
|
.bss ALIGN(0x4):
|
|
{
|
|
__bss_start = .;
|
|
*(.sbss)
|
|
*(.scommon)
|
|
*(.bss)
|
|
*(.bss.*)
|
|
*(COMMON)
|
|
. = ALIGN(4);
|
|
__bss_end = .;
|
|
}
|
|
__end = . ;
|
|
}
|
|
|
|
#if defined(CONFIG_SPL_MAX_FOOTPRINT)
|
|
ASSERT(__end - _start < (CONFIG_SPL_MAX_FOOTPRINT), \
|
|
"SPL image plus BSS too big");
|
|
#endif
|