mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-18 10:44:13 +09:00
edfcf85a0a
The location of valid scratch space is dependent on SoC, so move that there. On OMAP4+ we continue to use SRAM_SCRATCH_SPACE_ADDR. On am33xx/ti814x we want to use what the ROM defines as "public stack" which is the area after our defined download image space. Correct the comment about and location of CONFIG_SPL_TEXT_BASE. Signed-off-by: Tom Rini <trini@ti.com>
41 lines
1.2 KiB
C
41 lines
1.2 KiB
C
/*
|
|
* omap.h
|
|
*
|
|
* Copyright (C) 2011, Texas Instruments, Incorporated - http://www.ti.com/
|
|
*
|
|
* Author:
|
|
* Chandan Nath <chandan.nath@ti.com>
|
|
*
|
|
* Derived from OMAP4 work by
|
|
* Aneesh V <aneesh@ti.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR /PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef _OMAP_H_
|
|
#define _OMAP_H_
|
|
|
|
/*
|
|
* Non-secure SRAM Addresses
|
|
* Non-secure RAM starts at 0x40300000 for GP devices. But we keep SRAM_BASE
|
|
* at 0x40304000(EMU base) so that our code works for both EMU and GP
|
|
*/
|
|
#ifdef CONFIG_AM33XX
|
|
#define NON_SECURE_SRAM_START 0x402F0400
|
|
#define NON_SECURE_SRAM_END 0x40310000
|
|
#define SRAM_SCRATCH_SPACE_ADDR 0x4030C000
|
|
#elif defined(CONFIG_TI814X)
|
|
#define NON_SECURE_SRAM_START 0x40300000
|
|
#define NON_SECURE_SRAM_END 0x40320000
|
|
#define SRAM_SCRATCH_SPACE_ADDR 0x4031B800
|
|
#endif
|
|
#endif
|