mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
7f6a6db638
Development board for headless gateway platform from Abilis Systems. Initial commit with working UART and DW GMAC. For now with generic Ethernet PHY due to problems in Realtek PHY driver. Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com> Cc: Vineet Gupta <vgupta@synopsys.com> Cc: Christian Ruppert <christian.ruppert@abilis.com> Cc: Pierrick Hascoet <pierrick.hascoet@abilis.com>
24 lines
375 B
C
24 lines
375 B
C
/*
|
|
* (C) Copyright 2014 Pierrick Hascoet, Abilis Systems
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <netdev.h>
|
|
#include <asm/io.h>
|
|
|
|
void reset_cpu(ulong addr)
|
|
{
|
|
#define CRM_SWRESET 0xff101044
|
|
writel(0x1, (void *)CRM_SWRESET);
|
|
}
|
|
|
|
int board_eth_init(bd_t *bis)
|
|
{
|
|
if (designware_initialize(ETH0_BASE_ADDRESS, 0) >= 0)
|
|
return 1;
|
|
|
|
return 0;
|
|
}
|