mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-27 04:18:51 +09:00
![Chris Packham](/assets/img/avatar_default.png)
Import the dts files from Linux 4.17 and enable CONFIG_OF_CONTROL. Signed-off-by: Chris Packham <judge.packham@gmail.com> Signed-off-by: Stefan Roese <sr@denx.de>
56 lines
899 B
Plaintext
56 lines
899 B
Plaintext
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Marvell OpenRD Ultimate Board Description
|
|
*
|
|
* Andrew Lunn <andrew@lunn.ch>
|
|
*
|
|
* This file contains the definitions that are specific to OpenRD
|
|
* ultimate variant of the Marvell Kirkwood Development Board.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include "kirkwood-openrd.dtsi"
|
|
|
|
/ {
|
|
model = "OpenRD Ultimate";
|
|
compatible = "marvell,openrd-ultimate", "marvell,openrd", "marvell,kirkwood-88f6281", "marvell,kirkwood";
|
|
|
|
ocp@f1000000 {
|
|
i2c@11000 {
|
|
status = "okay";
|
|
clock-frequency = <400000>;
|
|
|
|
cs42l51: cs42l51@4a {
|
|
compatible = "cirrus,cs42l51";
|
|
reg = <0x4a>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&mdio {
|
|
status = "okay";
|
|
|
|
ethphy0: ethernet-phy@0 {
|
|
reg = <0>;
|
|
};
|
|
ethphy1: ethernet-phy@1 {
|
|
reg = <1>;
|
|
};
|
|
};
|
|
|
|
ð0 {
|
|
status = "okay";
|
|
ethernet0-port@0 {
|
|
phy-handle = <ðphy0>;
|
|
};
|
|
};
|
|
|
|
ð1 {
|
|
status = "okay";
|
|
ethernet1-port@0 {
|
|
phy-handle = <ðphy1>;
|
|
};
|
|
};
|