mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-05 17:53:44 +09:00
c5e79ee74c
DDR power states are handled by the PM firmware, so this domain is redundant. Also, since there is no device using this PM domain, it will be powered off during boot, which is wrong. Signed-off-by: Filip Drazic <filip.drazic@aggios.com> Acked-by: Soren Brinkmann <soren.brinkmann@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
963 lines
21 KiB
Plaintext
963 lines
21 KiB
Plaintext
/*
|
|
* dts file for Xilinx ZynqMP
|
|
*
|
|
* (C) Copyright 2014 - 2015, Xilinx, Inc.
|
|
*
|
|
* Michal Simek <michal.simek@xilinx.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
/ {
|
|
compatible = "xlnx,zynqmp";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpu@0 {
|
|
compatible = "arm,cortex-a53", "arm,armv8";
|
|
device_type = "cpu";
|
|
enable-method = "psci";
|
|
reg = <0x0>;
|
|
};
|
|
|
|
cpu@1 {
|
|
compatible = "arm,cortex-a53", "arm,armv8";
|
|
device_type = "cpu";
|
|
enable-method = "psci";
|
|
reg = <0x1>;
|
|
};
|
|
|
|
cpu@2 {
|
|
compatible = "arm,cortex-a53", "arm,armv8";
|
|
device_type = "cpu";
|
|
enable-method = "psci";
|
|
reg = <0x2>;
|
|
};
|
|
|
|
cpu@3 {
|
|
compatible = "arm,cortex-a53", "arm,armv8";
|
|
device_type = "cpu";
|
|
enable-method = "psci";
|
|
reg = <0x3>;
|
|
};
|
|
};
|
|
|
|
dcc: dcc {
|
|
compatible = "arm,dcc";
|
|
status = "disabled";
|
|
u-boot,dm-pre-reloc;
|
|
};
|
|
|
|
power-domains {
|
|
compatible = "xlnx,zynqmp-genpd";
|
|
|
|
pd_usb0: pd-usb0 {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x16>;
|
|
};
|
|
|
|
pd_usb1: pd-usb1 {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x17>;
|
|
};
|
|
|
|
pd_sata: pd-sata {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x1c>;
|
|
};
|
|
|
|
pd_spi0: pd-spi0 {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x23>;
|
|
};
|
|
|
|
pd_spi1: pd-spi1 {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x24>;
|
|
};
|
|
|
|
pd_uart0: pd-uart0 {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x21>;
|
|
};
|
|
|
|
pd_uart1: pd-uart1 {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x22>;
|
|
};
|
|
|
|
pd_eth0: pd-eth0 {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x1d>;
|
|
};
|
|
|
|
pd_eth1: pd-eth1 {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x1e>;
|
|
};
|
|
|
|
pd_eth2: pd-eth2 {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x1f>;
|
|
};
|
|
|
|
pd_eth3: pd-eth3 {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x20>;
|
|
};
|
|
|
|
pd_i2c0: pd-i2c0 {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x25>;
|
|
};
|
|
|
|
pd_i2c1: pd-i2c1 {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x26>;
|
|
};
|
|
|
|
pd_dp: pd-dp {
|
|
/* fixme: what to attach to */
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x29>;
|
|
};
|
|
|
|
pd_gdma: pd-gdma {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x2a>;
|
|
};
|
|
|
|
pd_adma: pd-adma {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x2b>;
|
|
};
|
|
|
|
pd_ttc0: pd-ttc0 {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x18>;
|
|
};
|
|
|
|
pd_ttc1: pd-ttc1 {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x19>;
|
|
};
|
|
|
|
pd_ttc2: pd-ttc2 {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x1a>;
|
|
};
|
|
|
|
pd_ttc3: pd-ttc3 {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x1b>;
|
|
};
|
|
|
|
pd_sd0: pd-sd0 {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x27>;
|
|
};
|
|
|
|
pd_sd1: pd-sd1 {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x28>;
|
|
};
|
|
|
|
pd_nand: pd-nand {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x2c>;
|
|
};
|
|
|
|
pd_qspi: pd-qspi {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x2d>;
|
|
};
|
|
|
|
pd_gpio: pd-gpio {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x2e>;
|
|
};
|
|
|
|
pd_can0: pd-can0 {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x2f>;
|
|
};
|
|
|
|
pd_can1: pd-can1 {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x30>;
|
|
};
|
|
|
|
pd_apll: pd-apll {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x32>;
|
|
};
|
|
|
|
pd_vpll: pd-vpll {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x33>;
|
|
};
|
|
|
|
pd_dpll: pd-dpll {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x34>;
|
|
};
|
|
|
|
pd_rpll: pd-rpll {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x35>;
|
|
};
|
|
|
|
pd_iopll: pd-iopll {
|
|
#power-domain-cells = <0x0>;
|
|
pd-id = <0x36>;
|
|
};
|
|
};
|
|
|
|
pmu {
|
|
compatible = "arm,armv8-pmuv3";
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 143 4>,
|
|
<0 144 4>,
|
|
<0 145 4>,
|
|
<0 146 4>;
|
|
};
|
|
|
|
psci {
|
|
compatible = "arm,psci-0.2";
|
|
method = "smc";
|
|
};
|
|
|
|
firmware {
|
|
compatible = "xlnx,zynqmp-pm";
|
|
method = "smc";
|
|
};
|
|
|
|
timer {
|
|
compatible = "arm,armv8-timer";
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <1 13 0xf01>,
|
|
<1 14 0xf01>,
|
|
<1 11 0xf01>,
|
|
<1 10 0xf01>;
|
|
};
|
|
|
|
amba_apu: amba_apu@0 {
|
|
compatible = "simple-bus";
|
|
#address-cells = <2>;
|
|
#size-cells = <1>;
|
|
ranges = <0 0 0 0 0xffffffff>;
|
|
|
|
gic: interrupt-controller@f9010000 {
|
|
compatible = "arm,gic-400", "arm,cortex-a15-gic";
|
|
#interrupt-cells = <3>;
|
|
reg = <0x0 0xf9010000 0x10000>,
|
|
<0x0 0xf9020000 0x20000>,
|
|
<0x0 0xf9040000 0x20000>,
|
|
<0x0 0xf9060000 0x20000>;
|
|
interrupt-controller;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <1 9 0xf04>;
|
|
};
|
|
};
|
|
|
|
amba: amba@0 {
|
|
compatible = "simple-bus";
|
|
u-boot,dm-pre-reloc;
|
|
#address-cells = <2>;
|
|
#size-cells = <1>;
|
|
ranges = <0 0 0 0 0xffffffff>;
|
|
|
|
can0: can@ff060000 {
|
|
compatible = "xlnx,zynq-can-1.0";
|
|
status = "disabled";
|
|
clock-names = "can_clk", "pclk";
|
|
reg = <0x0 0xff060000 0x1000>;
|
|
interrupts = <0 23 4>;
|
|
interrupt-parent = <&gic>;
|
|
tx-fifo-depth = <0x40>;
|
|
rx-fifo-depth = <0x40>;
|
|
power-domains = <&pd_can0>;
|
|
};
|
|
|
|
can1: can@ff070000 {
|
|
compatible = "xlnx,zynq-can-1.0";
|
|
status = "disabled";
|
|
clock-names = "can_clk", "pclk";
|
|
reg = <0x0 0xff070000 0x1000>;
|
|
interrupts = <0 24 4>;
|
|
interrupt-parent = <&gic>;
|
|
tx-fifo-depth = <0x40>;
|
|
rx-fifo-depth = <0x40>;
|
|
power-domains = <&pd_can1>;
|
|
};
|
|
|
|
cci: cci@fd6e0000 {
|
|
compatible = "arm,cci-400";
|
|
reg = <0x0 0xfd6e0000 0x9000>;
|
|
ranges = <0x0 0x0 0xfd6e0000 0x10000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
pmu@9000 {
|
|
compatible = "arm,cci-400-pmu,r1";
|
|
reg = <0x9000 0x5000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 123 4>,
|
|
<0 123 4>,
|
|
<0 123 4>,
|
|
<0 123 4>,
|
|
<0 123 4>;
|
|
};
|
|
};
|
|
|
|
/* GDMA */
|
|
fpd_dma_chan1: dma@fd500000 {
|
|
status = "disabled";
|
|
compatible = "xlnx,zynqmp-dma-1.0";
|
|
reg = <0x0 0xfd500000 0x1000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 124 4>;
|
|
clock-names = "clk_main", "clk_apb";
|
|
xlnx,id = <0>;
|
|
xlnx,bus-width = <128>;
|
|
power-domains = <&pd_gdma>;
|
|
};
|
|
|
|
fpd_dma_chan2: dma@fd510000 {
|
|
status = "disabled";
|
|
compatible = "xlnx,zynqmp-dma-1.0";
|
|
reg = <0x0 0xfd510000 0x1000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 125 4>;
|
|
clock-names = "clk_main", "clk_apb";
|
|
xlnx,id = <1>;
|
|
xlnx,bus-width = <128>;
|
|
power-domains = <&pd_gdma>;
|
|
};
|
|
|
|
fpd_dma_chan3: dma@fd520000 {
|
|
status = "disabled";
|
|
compatible = "xlnx,zynqmp-dma-1.0";
|
|
reg = <0x0 0xfd520000 0x1000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 126 4>;
|
|
clock-names = "clk_main", "clk_apb";
|
|
xlnx,id = <2>;
|
|
xlnx,bus-width = <128>;
|
|
power-domains = <&pd_gdma>;
|
|
};
|
|
|
|
fpd_dma_chan4: dma@fd530000 {
|
|
status = "disabled";
|
|
compatible = "xlnx,zynqmp-dma-1.0";
|
|
reg = <0x0 0xfd530000 0x1000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 127 4>;
|
|
clock-names = "clk_main", "clk_apb";
|
|
xlnx,id = <3>;
|
|
xlnx,bus-width = <128>;
|
|
power-domains = <&pd_gdma>;
|
|
};
|
|
|
|
fpd_dma_chan5: dma@fd540000 {
|
|
status = "disabled";
|
|
compatible = "xlnx,zynqmp-dma-1.0";
|
|
reg = <0x0 0xfd540000 0x1000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 128 4>;
|
|
clock-names = "clk_main", "clk_apb";
|
|
xlnx,id = <4>;
|
|
xlnx,bus-width = <128>;
|
|
power-domains = <&pd_gdma>;
|
|
};
|
|
|
|
fpd_dma_chan6: dma@fd550000 {
|
|
status = "disabled";
|
|
compatible = "xlnx,zynqmp-dma-1.0";
|
|
reg = <0x0 0xfd550000 0x1000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 129 4>;
|
|
clock-names = "clk_main", "clk_apb";
|
|
xlnx,id = <5>;
|
|
xlnx,bus-width = <128>;
|
|
power-domains = <&pd_gdma>;
|
|
};
|
|
|
|
fpd_dma_chan7: dma@fd560000 {
|
|
status = "disabled";
|
|
compatible = "xlnx,zynqmp-dma-1.0";
|
|
reg = <0x0 0xfd560000 0x1000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 130 4>;
|
|
clock-names = "clk_main", "clk_apb";
|
|
xlnx,id = <6>;
|
|
xlnx,bus-width = <128>;
|
|
power-domains = <&pd_gdma>;
|
|
};
|
|
|
|
fpd_dma_chan8: dma@fd570000 {
|
|
status = "disabled";
|
|
compatible = "xlnx,zynqmp-dma-1.0";
|
|
reg = <0x0 0xfd570000 0x1000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 131 4>;
|
|
clock-names = "clk_main", "clk_apb";
|
|
xlnx,id = <7>;
|
|
xlnx,bus-width = <128>;
|
|
power-domains = <&pd_gdma>;
|
|
};
|
|
|
|
gpu: gpu@fd4b0000 {
|
|
status = "disabled";
|
|
compatible = "arm,mali-400", "arm,mali-utgard";
|
|
reg = <0x0 0xfd4b0000 0x30000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 132 4>, <0 132 4>, <0 132 4>, <0 132 4>, <0 132 4>, <0 132 4>;
|
|
interrupt-names = "IRQGP", "IRQGPMMU", "IRQPP0", "IRQPPMMU0", "IRQPP1", "IRQPPMMU1";
|
|
};
|
|
|
|
/* ADMA */
|
|
lpd_dma_chan1: dma@ffa80000 {
|
|
status = "disabled";
|
|
compatible = "xlnx,zynqmp-dma-1.0";
|
|
reg = <0x0 0xffa80000 0x1000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 77 4>;
|
|
xlnx,id = <0>;
|
|
xlnx,bus-width = <64>;
|
|
power-domains = <&pd_adma>;
|
|
};
|
|
|
|
lpd_dma_chan2: dma@ffa90000 {
|
|
status = "disabled";
|
|
compatible = "xlnx,zynqmp-dma-1.0";
|
|
reg = <0x0 0xffa90000 0x1000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 78 4>;
|
|
xlnx,id = <1>;
|
|
xlnx,bus-width = <64>;
|
|
power-domains = <&pd_adma>;
|
|
};
|
|
|
|
lpd_dma_chan3: dma@ffaa0000 {
|
|
status = "disabled";
|
|
compatible = "xlnx,zynqmp-dma-1.0";
|
|
reg = <0x0 0xffaa0000 0x1000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 79 4>;
|
|
xlnx,id = <2>;
|
|
xlnx,bus-width = <64>;
|
|
power-domains = <&pd_adma>;
|
|
};
|
|
|
|
lpd_dma_chan4: dma@ffab0000 {
|
|
status = "disabled";
|
|
compatible = "xlnx,zynqmp-dma-1.0";
|
|
reg = <0x0 0xffab0000 0x1000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 80 4>;
|
|
xlnx,id = <3>;
|
|
xlnx,bus-width = <64>;
|
|
power-domains = <&pd_adma>;
|
|
};
|
|
|
|
lpd_dma_chan5: dma@ffac0000 {
|
|
status = "disabled";
|
|
compatible = "xlnx,zynqmp-dma-1.0";
|
|
reg = <0x0 0xffac0000 0x1000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 81 4>;
|
|
xlnx,id = <4>;
|
|
xlnx,bus-width = <64>;
|
|
power-domains = <&pd_adma>;
|
|
};
|
|
|
|
lpd_dma_chan6: dma@ffad0000 {
|
|
status = "disabled";
|
|
compatible = "xlnx,zynqmp-dma-1.0";
|
|
reg = <0x0 0xffad0000 0x1000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 82 4>;
|
|
xlnx,id = <5>;
|
|
xlnx,bus-width = <64>;
|
|
power-domains = <&pd_adma>;
|
|
};
|
|
|
|
lpd_dma_chan7: dma@ffae0000 {
|
|
status = "disabled";
|
|
compatible = "xlnx,zynqmp-dma-1.0";
|
|
reg = <0x0 0xffae0000 0x1000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 83 4>;
|
|
xlnx,id = <6>;
|
|
xlnx,bus-width = <64>;
|
|
power-domains = <&pd_adma>;
|
|
};
|
|
|
|
lpd_dma_chan8: dma@ffaf0000 {
|
|
status = "disabled";
|
|
compatible = "xlnx,zynqmp-dma-1.0";
|
|
reg = <0x0 0xffaf0000 0x1000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 84 4>;
|
|
xlnx,id = <7>;
|
|
xlnx,bus-width = <64>;
|
|
power-domains = <&pd_adma>;
|
|
};
|
|
|
|
mc: memory-controller@fd070000 {
|
|
compatible = "xlnx,zynqmp-ddrc-2.40a";
|
|
reg = <0x0 0xfd070000 0x30000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 112 4>;
|
|
};
|
|
|
|
nand0: nand@ff100000 {
|
|
compatible = "arasan,nfc-v3p10";
|
|
status = "disabled";
|
|
reg = <0x0 0xff100000 0x1000>;
|
|
clock-names = "clk_sys", "clk_flash";
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 14 4>;
|
|
#address-cells = <2>;
|
|
#size-cells = <1>;
|
|
power-domains = <&pd_nand>;
|
|
};
|
|
|
|
gem0: ethernet@ff0b0000 {
|
|
compatible = "cdns,zynqmp-gem";
|
|
status = "disabled";
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 57 4>, <0 57 4>;
|
|
reg = <0x0 0xff0b0000 0x1000>;
|
|
clock-names = "pclk", "hclk", "tx_clk";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
#stream-id-cells = <1>;
|
|
power-domains = <&pd_eth0>;
|
|
};
|
|
|
|
gem1: ethernet@ff0c0000 {
|
|
compatible = "cdns,zynqmp-gem";
|
|
status = "disabled";
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 59 4>, <0 59 4>;
|
|
reg = <0x0 0xff0c0000 0x1000>;
|
|
clock-names = "pclk", "hclk", "tx_clk";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
#stream-id-cells = <1>;
|
|
power-domains = <&pd_eth1>;
|
|
};
|
|
|
|
gem2: ethernet@ff0d0000 {
|
|
compatible = "cdns,zynqmp-gem";
|
|
status = "disabled";
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 61 4>, <0 61 4>;
|
|
reg = <0x0 0xff0d0000 0x1000>;
|
|
clock-names = "pclk", "hclk", "tx_clk";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
#stream-id-cells = <1>;
|
|
power-domains = <&pd_eth2>;
|
|
};
|
|
|
|
gem3: ethernet@ff0e0000 {
|
|
compatible = "cdns,zynqmp-gem";
|
|
status = "disabled";
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 63 4>, <0 63 4>;
|
|
reg = <0x0 0xff0e0000 0x1000>;
|
|
clock-names = "pclk", "hclk", "tx_clk";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
#stream-id-cells = <1>;
|
|
power-domains = <&pd_eth3>;
|
|
};
|
|
|
|
gpio: gpio@ff0a0000 {
|
|
compatible = "xlnx,zynqmp-gpio-1.0";
|
|
status = "disabled";
|
|
#gpio-cells = <0x2>;
|
|
#interrupt-cells = <2>;
|
|
interrupt-controller;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 16 4>;
|
|
reg = <0x0 0xff0a0000 0x1000>;
|
|
power-domains = <&pd_gpio>;
|
|
};
|
|
|
|
i2c0: i2c@ff020000 {
|
|
compatible = "cdns,i2c-r1p10";
|
|
status = "disabled";
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 17 4>;
|
|
reg = <0x0 0xff020000 0x1000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
power-domains = <&pd_i2c0>;
|
|
};
|
|
|
|
i2c1: i2c@ff030000 {
|
|
compatible = "cdns,i2c-r1p10";
|
|
status = "disabled";
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 18 4>;
|
|
reg = <0x0 0xff030000 0x1000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
power-domains = <&pd_i2c1>;
|
|
};
|
|
|
|
pcie: pcie@fd0e0000 {
|
|
compatible = "xlnx,nwl-pcie-2.11";
|
|
status = "disabled";
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
#interrupt-cells = <1>;
|
|
device_type = "pci";
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 118 4>,
|
|
<0 116 4>,
|
|
<0 115 4>, /* MSI_1 [63...32] */
|
|
<0 114 4>; /* MSI_0 [31...0] */
|
|
interrupt-names = "misc", "intx", "msi_1", "msi_0";
|
|
reg = <0x0 0xfd0e0000 0x1000>,
|
|
<0x0 0xfd480000 0x1000>,
|
|
<0x0 0xe0000000 0x1000000>;
|
|
reg-names = "breg", "pcireg", "cfg";
|
|
ranges = <0x02000000 0x00000000 0xe1000000 0x00000000 0xe1000000 0 0x0f000000>;
|
|
interrupt-map-mask = <0x0 0x0 0x0 0x7>;
|
|
interrupt-map = <0x0 0x0 0x0 0x1 &pcie_intc 0x1>,
|
|
<0x0 0x0 0x0 0x2 &pcie_intc 0x2>,
|
|
<0x0 0x0 0x0 0x3 &pcie_intc 0x3>,
|
|
<0x0 0x0 0x0 0x4 &pcie_intc 0x4>;
|
|
pcie_intc: legacy-interrupt-controller {
|
|
interrupt-controller;
|
|
#address-cells = <0>;
|
|
#interrupt-cells = <1>;
|
|
};
|
|
};
|
|
|
|
qspi: spi@ff0f0000 {
|
|
compatible = "xlnx,zynqmp-qspi-1.0";
|
|
status = "disabled";
|
|
clock-names = "ref_clk", "pclk";
|
|
interrupts = <0 15 4>;
|
|
interrupt-parent = <&gic>;
|
|
num-cs = <1>;
|
|
reg = <0x0 0xff0f0000 0x1000>,
|
|
<0x0 0xc0000000 0x8000000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
power-domains = <&pd_qspi>;
|
|
};
|
|
|
|
rtc: rtc@ffa60000 {
|
|
compatible = "xlnx,zynqmp-rtc";
|
|
status = "disabled";
|
|
reg = <0x0 0xffa60000 0x100>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 26 4>, <0 27 4>;
|
|
interrupt-names = "alarm", "sec";
|
|
};
|
|
|
|
sata: ahci@fd0c0000 {
|
|
compatible = "ceva,ahci-1v84";
|
|
status = "disabled";
|
|
reg = <0x0 0xfd0c0000 0x2000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 133 4>;
|
|
power-domains = <&pd_sata>;
|
|
};
|
|
|
|
sdhci0: sdhci@ff160000 {
|
|
u-boot,dm-pre-reloc;
|
|
compatible = "arasan,sdhci-8.9a";
|
|
status = "disabled";
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 48 4>;
|
|
reg = <0x0 0xff160000 0x1000>;
|
|
clock-names = "clk_xin", "clk_ahb";
|
|
broken-tuning;
|
|
power-domains = <&pd_sd0>;
|
|
};
|
|
|
|
sdhci1: sdhci@ff170000 {
|
|
u-boot,dm-pre-reloc;
|
|
compatible = "arasan,sdhci-8.9a";
|
|
status = "disabled";
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 49 4>;
|
|
reg = <0x0 0xff170000 0x1000>;
|
|
clock-names = "clk_xin", "clk_ahb";
|
|
broken-tuning;
|
|
power-domains = <&pd_sd1>;
|
|
};
|
|
|
|
smmu: smmu@fd800000 {
|
|
compatible = "arm,mmu-500";
|
|
reg = <0x0 0xfd800000 0x20000>;
|
|
#global-interrupts = <1>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 155 4>,
|
|
<0 155 4>, <0 155 4>, <0 155 4>, <0 155 4>,
|
|
<0 155 4>, <0 155 4>, <0 155 4>, <0 155 4>,
|
|
<0 155 4>, <0 155 4>, <0 155 4>, <0 155 4>,
|
|
<0 155 4>, <0 155 4>, <0 155 4>, <0 155 4>;
|
|
mmu-masters = < &gem0 0x874
|
|
&gem1 0x875
|
|
&gem2 0x876
|
|
&gem3 0x877 >;
|
|
};
|
|
|
|
spi0: spi@ff040000 {
|
|
compatible = "cdns,spi-r1p6";
|
|
status = "disabled";
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 19 4>;
|
|
reg = <0x0 0xff040000 0x1000>;
|
|
clock-names = "ref_clk", "pclk";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
power-domains = <&pd_spi0>;
|
|
};
|
|
|
|
spi1: spi@ff050000 {
|
|
compatible = "cdns,spi-r1p6";
|
|
status = "disabled";
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 20 4>;
|
|
reg = <0x0 0xff050000 0x1000>;
|
|
clock-names = "ref_clk", "pclk";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
power-domains = <&pd_spi1>;
|
|
};
|
|
|
|
ttc0: timer@ff110000 {
|
|
compatible = "cdns,ttc";
|
|
status = "disabled";
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 36 4>, <0 37 4>, <0 38 4>;
|
|
reg = <0x0 0xff110000 0x1000>;
|
|
timer-width = <32>;
|
|
power-domains = <&pd_ttc0>;
|
|
};
|
|
|
|
ttc1: timer@ff120000 {
|
|
compatible = "cdns,ttc";
|
|
status = "disabled";
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 39 4>, <0 40 4>, <0 41 4>;
|
|
reg = <0x0 0xff120000 0x1000>;
|
|
timer-width = <32>;
|
|
power-domains = <&pd_ttc1>;
|
|
};
|
|
|
|
ttc2: timer@ff130000 {
|
|
compatible = "cdns,ttc";
|
|
status = "disabled";
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 42 4>, <0 43 4>, <0 44 4>;
|
|
reg = <0x0 0xff130000 0x1000>;
|
|
timer-width = <32>;
|
|
power-domains = <&pd_ttc2>;
|
|
};
|
|
|
|
ttc3: timer@ff140000 {
|
|
compatible = "cdns,ttc";
|
|
status = "disabled";
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 45 4>, <0 46 4>, <0 47 4>;
|
|
reg = <0x0 0xff140000 0x1000>;
|
|
timer-width = <32>;
|
|
power-domains = <&pd_ttc3>;
|
|
};
|
|
|
|
uart0: serial@ff000000 {
|
|
u-boot,dm-pre-reloc;
|
|
compatible = "cdns,uart-r1p12", "xlnx,xuartps";
|
|
status = "disabled";
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 21 4>;
|
|
reg = <0x0 0xff000000 0x1000>;
|
|
clock-names = "uart_clk", "pclk";
|
|
power-domains = <&pd_uart0>;
|
|
};
|
|
|
|
uart1: serial@ff010000 {
|
|
u-boot,dm-pre-reloc;
|
|
compatible = "cdns,uart-r1p12", "xlnx,xuartps";
|
|
status = "disabled";
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 22 4>;
|
|
reg = <0x0 0xff010000 0x1000>;
|
|
clock-names = "uart_clk", "pclk";
|
|
power-domains = <&pd_uart1>;
|
|
};
|
|
|
|
usb0: usb0 {
|
|
#address-cells = <2>;
|
|
#size-cells = <1>;
|
|
status = "disabled";
|
|
compatible = "xlnx,zynqmp-dwc3";
|
|
clock-names = "bus_clk", "ref_clk";
|
|
clocks = <&clk125>, <&clk125>;
|
|
power-domains = <&pd_usb0>;
|
|
ranges;
|
|
|
|
dwc3_0: dwc3@fe200000 {
|
|
compatible = "snps,dwc3";
|
|
status = "disabled";
|
|
reg = <0x0 0xfe200000 0x40000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 65 4>;
|
|
/* snps,quirk-frame-length-adjustment = <0x20>; */
|
|
snps,refclk_fladj;
|
|
};
|
|
};
|
|
|
|
usb1: usb1 {
|
|
#address-cells = <2>;
|
|
#size-cells = <1>;
|
|
status = "disabled";
|
|
compatible = "xlnx,zynqmp-dwc3";
|
|
clock-names = "bus_clk", "ref_clk";
|
|
clocks = <&clk125>, <&clk125>;
|
|
power-domains = <&pd_usb1>;
|
|
ranges;
|
|
|
|
dwc3_1: dwc3@fe300000 {
|
|
compatible = "snps,dwc3";
|
|
status = "disabled";
|
|
reg = <0x0 0xfe300000 0x40000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 70 4>;
|
|
/* snps,quirk-frame-length-adjustment = <0x20>; */
|
|
snps,refclk_fladj;
|
|
};
|
|
};
|
|
|
|
watchdog0: watchdog@fd4d0000 {
|
|
compatible = "cdns,wdt-r1p2";
|
|
status = "disabled";
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 113 1>;
|
|
reg = <0x0 0xfd4d0000 0x1000>;
|
|
timeout-sec = <10>;
|
|
};
|
|
|
|
xilinx_drm: xilinx_drm {
|
|
compatible = "xlnx,drm";
|
|
status = "disabled";
|
|
xlnx,encoder-slave = <&xlnx_dp>;
|
|
xlnx,connector-type = "DisplayPort";
|
|
xlnx,dp-sub = <&xlnx_dp_sub>;
|
|
planes {
|
|
xlnx,pixel-format = "rgb565";
|
|
plane0 {
|
|
dmas = <&xlnx_dpdma 3>;
|
|
dma-names = "dma";
|
|
};
|
|
plane1 {
|
|
dmas = <&xlnx_dpdma 0>;
|
|
dma-names = "dma";
|
|
};
|
|
};
|
|
};
|
|
|
|
xlnx_dp: dp@fd4a0000 {
|
|
compatible = "xlnx,v-dp";
|
|
status = "disabled";
|
|
reg = <0x0 0xfd4a0000 0x1000>,
|
|
<0x0 0xfd400000 0x20000>;
|
|
interrupts = <0 119 4>;
|
|
interrupt-parent = <&gic>;
|
|
clock-names = "aclk", "aud_clk";
|
|
xlnx,dp-version = "v1.2";
|
|
xlnx,max-lanes = <2>;
|
|
xlnx,max-link-rate = <540000>;
|
|
xlnx,max-bpc = <16>;
|
|
xlnx,enable-ycrcb;
|
|
xlnx,colormetry = "rgb";
|
|
xlnx,bpc = <8>;
|
|
xlnx,audio-chan = <2>;
|
|
xlnx,dp-sub = <&xlnx_dp_sub>;
|
|
xlnx,max-pclock-frequency = <300000>;
|
|
};
|
|
|
|
xlnx_dp_snd_card: dp_snd_card {
|
|
compatible = "xlnx,dp-snd-card";
|
|
status = "disabled";
|
|
xlnx,dp-snd-pcm = <&xlnx_dp_snd_pcm0>, <&xlnx_dp_snd_pcm1>;
|
|
xlnx,dp-snd-codec = <&xlnx_dp_snd_codec0>;
|
|
};
|
|
|
|
xlnx_dp_snd_codec0: dp_snd_codec0 {
|
|
compatible = "xlnx,dp-snd-codec";
|
|
status = "disabled";
|
|
clock-names = "aud_clk";
|
|
};
|
|
|
|
xlnx_dp_snd_pcm0: dp_snd_pcm0 {
|
|
compatible = "xlnx,dp-snd-pcm";
|
|
status = "disabled";
|
|
dmas = <&xlnx_dpdma 4>;
|
|
dma-names = "tx";
|
|
};
|
|
|
|
xlnx_dp_snd_pcm1: dp_snd_pcm1 {
|
|
compatible = "xlnx,dp-snd-pcm";
|
|
status = "disabled";
|
|
dmas = <&xlnx_dpdma 5>;
|
|
dma-names = "tx";
|
|
};
|
|
|
|
xlnx_dp_sub: dp_sub@fd4aa000 {
|
|
compatible = "xlnx,dp-sub";
|
|
status = "disabled";
|
|
reg = <0x0 0xfd4aa000 0x1000>,
|
|
<0x0 0xfd4ab000 0x1000>,
|
|
<0x0 0xfd4ac000 0x1000>;
|
|
reg-names = "blend", "av_buf", "aud";
|
|
xlnx,output-fmt = "rgb";
|
|
xlnx,vid-fmt = "yuyv";
|
|
xlnx,gfx-fmt = "rgb565";
|
|
};
|
|
|
|
xlnx_dpdma: dma@fd4c0000 {
|
|
compatible = "xlnx,dpdma";
|
|
status = "disabled";
|
|
reg = <0x0 0xfd4c0000 0x1000>;
|
|
interrupts = <0 122 4>;
|
|
interrupt-parent = <&gic>;
|
|
clock-names = "axi_clk";
|
|
dma-channels = <6>;
|
|
#dma-cells = <1>;
|
|
dma-video0channel {
|
|
compatible = "xlnx,video0";
|
|
};
|
|
dma-video1channel {
|
|
compatible = "xlnx,video1";
|
|
};
|
|
dma-video2channel {
|
|
compatible = "xlnx,video2";
|
|
};
|
|
dma-graphicschannel {
|
|
compatible = "xlnx,graphics";
|
|
};
|
|
dma-audio0channel {
|
|
compatible = "xlnx,audio0";
|
|
};
|
|
dma-audio1channel {
|
|
compatible = "xlnx,audio1";
|
|
};
|
|
};
|
|
};
|
|
};
|