mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-01 07:43:45 +09:00
![]() This gives boards flexibility to assign other than default addresses to each DDR controller. For example, DDR controler 2 can have 0 as the base and DDR controller 1 has higher memory. Signed-off-by: York Sun <yorksun@freescale.com> Signed-off-by: Andy Fleming <afleming@freescale.com> |
||
---|---|---|
.. | ||
ddr | ||
cpu.c | ||
fdt.c | ||
fsl_ifc.c | ||
fsl_lbc.c | ||
law.c | ||
Makefile | ||
srio.c |