mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
74 lines
1.6 KiB
C
74 lines
1.6 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2013 Altera Corporation <www.altera.com>
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <watchdog.h>
|
|
#include <asm/io.h>
|
|
#include <asm/utils.h>
|
|
|
|
#define DW_WDT_CR 0x00
|
|
#define DW_WDT_TORR 0x04
|
|
#define DW_WDT_CRR 0x0C
|
|
|
|
#define DW_WDT_CR_EN_OFFSET 0x00
|
|
#define DW_WDT_CR_RMOD_OFFSET 0x01
|
|
#define DW_WDT_CR_RMOD_VAL 0x00
|
|
#define DW_WDT_CRR_RESTART_VAL 0x76
|
|
|
|
/*
|
|
* Set the watchdog time interval.
|
|
* Counter is 32 bit.
|
|
*/
|
|
static int designware_wdt_settimeout(unsigned int timeout)
|
|
{
|
|
signed int i;
|
|
|
|
/* calculate the timeout range value */
|
|
i = (log_2_n_round_up(timeout * CONFIG_DW_WDT_CLOCK_KHZ)) - 16;
|
|
if (i > 15)
|
|
i = 15;
|
|
if (i < 0)
|
|
i = 0;
|
|
|
|
writel((i | (i << 4)), (CONFIG_DW_WDT_BASE + DW_WDT_TORR));
|
|
return 0;
|
|
}
|
|
|
|
static void designware_wdt_enable(void)
|
|
{
|
|
writel(((DW_WDT_CR_RMOD_VAL << DW_WDT_CR_RMOD_OFFSET) |
|
|
(0x1 << DW_WDT_CR_EN_OFFSET)),
|
|
(CONFIG_DW_WDT_BASE + DW_WDT_CR));
|
|
}
|
|
|
|
static unsigned int designware_wdt_is_enabled(void)
|
|
{
|
|
unsigned long val;
|
|
val = readl((CONFIG_DW_WDT_BASE + DW_WDT_CR));
|
|
return val & 0x1;
|
|
}
|
|
|
|
#if defined(CONFIG_HW_WATCHDOG)
|
|
void hw_watchdog_reset(void)
|
|
{
|
|
if (designware_wdt_is_enabled())
|
|
/* restart the watchdog counter */
|
|
writel(DW_WDT_CRR_RESTART_VAL,
|
|
(CONFIG_DW_WDT_BASE + DW_WDT_CRR));
|
|
}
|
|
|
|
void hw_watchdog_init(void)
|
|
{
|
|
/* reset to disable the watchdog */
|
|
hw_watchdog_reset();
|
|
/* set timer in miliseconds */
|
|
designware_wdt_settimeout(CONFIG_WATCHDOG_TIMEOUT_MSECS);
|
|
/* enable the watchdog */
|
|
designware_wdt_enable();
|
|
/* reset the watchdog */
|
|
hw_watchdog_reset();
|
|
}
|
|
#endif
|