mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-20 00:48:52 +09:00
![Angelo Dureghello](/assets/img/avatar_default.png)
This patch adds a basic group of devicetrees, one for each cpu family, including actually just uart and dspi devices, since these are the drivers supporting devicetree (support added in this patch-set). Acked-by: Jagan Teki <jagan@amarulasolutions.com> Signed-off-by: Angelo Dureghello <angelo@sysam.it> Reviewed-by: Jagan Teki <jagan@amarulasolutions.com>
45 lines
774 B
Plaintext
45 lines
774 B
Plaintext
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2018 Angelo Dureghello <angelo@sysam.it>
|
|
*/
|
|
|
|
/ {
|
|
compatible = "fsl,mcf5253";
|
|
|
|
aliases {
|
|
serial0 = &uart0;
|
|
};
|
|
|
|
soc {
|
|
compatible = "simple-bus";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
mbar: mbar@10000000 {
|
|
compatible = "simple-bus";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges = <0x00000000 0x10000000 0x10000>;
|
|
reg = <0x10000000 0x10000>;
|
|
|
|
uart0: uart@1c0 {
|
|
compatible = "fsl,mcf-uart";
|
|
reg = <0x1c0 0x40>;
|
|
status = "disabled";
|
|
};
|
|
|
|
uart1: uart@200 {
|
|
compatible = "fsl,mcf-uart";
|
|
reg = <0x200 0x40>;
|
|
status = "disabled";
|
|
};
|
|
|
|
uart3: uart@c00 {
|
|
compatible = "fsl,mcf-uart";
|
|
reg = <0xc00 0x40>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|
|
};
|