mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-14 23:26:16 +09:00
c091bb0499
The J7200 SoCs have different number of remote processors, but reuse
the same environment settings as the J721E SoCs. The current env
variable rproc_fw_binaries is geared towards J721E SoCs and is
incorrect for J7200 SoCs. Please see the logic originally added in
commit 0b4ab9c9a7 ("env: ti: j721e-evm: Add support to boot rprocs
including R5Fs and DSPs").
Fix this by defining the DEFAULT_RPROCS macro appropriately using
the corresponding TARGET_EVM Kconfig symbol. This macro is used by
the 'rproc_fw_binaries' env variable in the common remoteproc env
header file k3_rproc.h.
The list of R5F cores to be started before loading and booting the
Linux kernel are as follows, and mainly comprises of the Main R5FSS0
cores in this order:
Main R5FSS0 (Split) Core0 : 2 /lib/firmware/j7200-main-r5f0_0-fw
Main R5FSS0 (Split) Core1 : 3 /lib/firmware/j7200-main-r5f0_1-fw
The MCU R5FSS0 is in LockStep mode and is expected to be booted by
R5 SPL, so it is not included in the list. The order of rprocs to
boot cannot be really modified as only the Main R5FSS0 cores are
involved and Core0 has to be booted first always before the
corresponding Core1.
Signed-off-by: Suman Anna <s-anna@ti.com>
177 lines
5.8 KiB
C
177 lines
5.8 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Configuration header file for K3 J721E EVM
|
|
*
|
|
* Copyright (C) 2018-2020 Texas Instruments Incorporated - https://www.ti.com/
|
|
* Lokesh Vutla <lokeshvutla@ti.com>
|
|
*/
|
|
|
|
#ifndef __CONFIG_J721E_EVM_H
|
|
#define __CONFIG_J721E_EVM_H
|
|
|
|
#include <linux/sizes.h>
|
|
#include <config_distro_bootcmd.h>
|
|
#include <environment/ti/mmc.h>
|
|
#include <environment/ti/k3_rproc.h>
|
|
#include <environment/ti/ufs.h>
|
|
#include <environment/ti/k3_dfu.h>
|
|
|
|
/* DDR Configuration */
|
|
#define CONFIG_SYS_SDRAM_BASE1 0x880000000
|
|
|
|
/* SPL Loader Configuration */
|
|
#if defined(CONFIG_TARGET_J721E_A72_EVM) || defined(CONFIG_TARGET_J7200_A72_EVM)
|
|
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SPL_TEXT_BASE + \
|
|
CONFIG_SYS_K3_NON_SECURE_MSRAM_SIZE)
|
|
#define CONFIG_SYS_UBOOT_BASE 0x50280000
|
|
/* Image load address in RAM for DFU boot*/
|
|
#else
|
|
#define CONFIG_SYS_UBOOT_BASE 0x50080000
|
|
/*
|
|
* Maximum size in memory allocated to the SPL BSS. Keep it as tight as
|
|
* possible (to allow the build to go through), as this directly affects
|
|
* our memory footprint. The less we use for BSS the more we have available
|
|
* for everything else.
|
|
*/
|
|
#define CONFIG_SPL_BSS_MAX_SIZE 0xA000
|
|
/*
|
|
* Link BSS to be within SPL in a dedicated region located near the top of
|
|
* the MCU SRAM, this way making it available also before relocation. Note
|
|
* that we are not using the actual top of the MCU SRAM as there is a memory
|
|
* location filled in by the boot ROM that we want to read out without any
|
|
* interference from the C context.
|
|
*/
|
|
#define CONFIG_SPL_BSS_START_ADDR (CONFIG_SYS_K3_BOOT_PARAM_TABLE_INDEX -\
|
|
CONFIG_SPL_BSS_MAX_SIZE)
|
|
/* Set the stack right below the SPL BSS section */
|
|
#define CONFIG_SYS_INIT_SP_ADDR CONFIG_SPL_BSS_START_ADDR
|
|
/* Configure R5 SPL post-relocation malloc pool in DDR */
|
|
#define CONFIG_SYS_SPL_MALLOC_START 0x84000000
|
|
#define CONFIG_SYS_SPL_MALLOC_SIZE SZ_16M
|
|
/* Image load address in RAM for DFU boot*/
|
|
#endif
|
|
|
|
#ifdef CONFIG_SYS_K3_SPL_ATF
|
|
#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "tispl.bin"
|
|
#endif
|
|
|
|
#define CONFIG_SPL_MAX_SIZE CONFIG_SYS_K3_MAX_DOWNLODABLE_IMAGE_SIZE
|
|
|
|
#define CONFIG_SYS_BOOTM_LEN SZ_64M
|
|
#define CONFIG_CQSPI_REF_CLK 133333333
|
|
|
|
/* HyperFlash related configuration */
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS_DETECT 1
|
|
|
|
/* U-Boot general configuration */
|
|
#define EXTRA_ENV_J721E_BOARD_SETTINGS \
|
|
"default_device_tree=" CONFIG_DEFAULT_DEVICE_TREE ".dtb\0" \
|
|
"findfdt=" \
|
|
"setenv name_fdt ${default_device_tree};" \
|
|
"setenv fdtfile ${name_fdt}\0" \
|
|
"loadaddr=0x80080000\0" \
|
|
"fdtaddr=0x82000000\0" \
|
|
"overlayaddr=0x83000000\0" \
|
|
"name_kern=Image\0" \
|
|
"console=ttyS2,115200n8\0" \
|
|
"args_all=setenv optargs earlycon=ns16550a,mmio32,0x02800000 " \
|
|
"${mtdparts}\0" \
|
|
"run_kern=booti ${loadaddr} ${rd_spec} ${fdtaddr}\0"
|
|
|
|
#define PARTS_DEFAULT \
|
|
/* Linux partitions */ \
|
|
"uuid_disk=${uuid_gpt_disk};" \
|
|
"name=rootfs,start=0,size=-,uuid=${uuid_gpt_rootfs}\0"
|
|
|
|
#ifdef CONFIG_SYS_K3_SPL_ATF
|
|
#define EXTRA_ENV_R5_SPL_RPROC_FW_ARGS_MMC \
|
|
"addr_mainr5f0_0load=0x88000000\0" \
|
|
"name_mainr5f0_0fw=/lib/firmware/j7-main-r5f0_0-fw\0" \
|
|
"addr_mcur5f0_0load=0x89000000\0" \
|
|
"name_mcur5f0_0fw=/lib/firmware/j7-mcu-r5f0_0-fw\0"
|
|
#else
|
|
#define EXTRA_ENV_R5_SPL_RPROC_FW_ARGS_MMC ""
|
|
#endif /* CONFIG_SYS_K3_SPL_ATF */
|
|
|
|
/* U-Boot MMC-specific configuration */
|
|
#define EXTRA_ENV_J721E_BOARD_SETTINGS_MMC \
|
|
"boot=mmc\0" \
|
|
"mmcdev=1\0" \
|
|
"bootpart=1:2\0" \
|
|
"bootdir=/boot\0" \
|
|
EXTRA_ENV_R5_SPL_RPROC_FW_ARGS_MMC \
|
|
"rd_spec=-\0" \
|
|
"init_mmc=run args_all args_mmc\0" \
|
|
"get_fdt_mmc=load mmc ${bootpart} ${fdtaddr} ${bootdir}/${name_fdt}\0" \
|
|
"get_overlay_mmc=" \
|
|
"fdt address ${fdtaddr};" \
|
|
"fdt resize 0x100000;" \
|
|
"for overlay in $name_overlays;" \
|
|
"do;" \
|
|
"load mmc ${bootpart} ${overlayaddr} ${bootdir}/${overlay} && " \
|
|
"fdt apply ${overlayaddr};" \
|
|
"done;\0" \
|
|
"partitions=" PARTS_DEFAULT \
|
|
"get_kern_mmc=load mmc ${bootpart} ${loadaddr} " \
|
|
"${bootdir}/${name_kern}\0" \
|
|
"get_fit_mmc=load mmc ${bootpart} ${addr_fit} " \
|
|
"${bootdir}/${name_fit}\0" \
|
|
"partitions=" PARTS_DEFAULT
|
|
|
|
/* Set the default list of remote processors to boot */
|
|
#if defined(CONFIG_TARGET_J721E_A72_EVM) || defined(CONFIG_TARGET_J7200_A72_EVM)
|
|
#ifdef DEFAULT_RPROCS
|
|
#undef DEFAULT_RPROCS
|
|
#endif
|
|
#endif
|
|
|
|
#ifdef CONFIG_TARGET_J721E_A72_EVM
|
|
#define DEFAULT_RPROCS "" \
|
|
"3 /lib/firmware/j7-main-r5f0_1-fw " \
|
|
"4 /lib/firmware/j7-main-r5f1_0-fw " \
|
|
"5 /lib/firmware/j7-main-r5f1_1-fw " \
|
|
"6 /lib/firmware/j7-c66_0-fw " \
|
|
"7 /lib/firmware/j7-c66_1-fw " \
|
|
"8 /lib/firmware/j7-c71_0-fw "
|
|
#endif /* CONFIG_TARGET_J721E_A72_EVM */
|
|
|
|
#ifdef CONFIG_TARGET_J7200_A72_EVM
|
|
#define DEFAULT_RPROCS "" \
|
|
"2 /lib/firmware/j7200-main-r5f0_0-fw " \
|
|
"3 /lib/firmware/j7200-main-r5f0_1-fw "
|
|
#endif /* CONFIG_TARGET_J7200_A72_EVM */
|
|
|
|
/* set default dfu_bufsiz to 128KB (sector size of OSPI) */
|
|
#define EXTRA_ENV_DFUARGS \
|
|
"dfu_bufsiz=0x20000\0" \
|
|
DFU_ALT_INFO_MMC \
|
|
DFU_ALT_INFO_EMMC \
|
|
DFU_ALT_INFO_RAM \
|
|
DFU_ALT_INFO_OSPI
|
|
|
|
#if defined(CONFIG_TARGET_J721E_A72_EVM) || defined(CONFIG_TARGET_J7200_A72_EVM)
|
|
#define EXTRA_ENV_J721E_BOARD_SETTINGS_MTD \
|
|
"mtdids=" CONFIG_MTDIDS_DEFAULT "\0" \
|
|
"mtdparts=" CONFIG_MTDPARTS_DEFAULT "\0"
|
|
#else
|
|
#define EXTRA_ENV_J721E_BOARD_SETTINGS_MTD
|
|
#endif
|
|
|
|
/* Incorporate settings into the U-Boot environment */
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
DEFAULT_MMC_TI_ARGS \
|
|
DEFAULT_FIT_TI_ARGS \
|
|
EXTRA_ENV_J721E_BOARD_SETTINGS \
|
|
EXTRA_ENV_J721E_BOARD_SETTINGS_MMC \
|
|
EXTRA_ENV_RPROC_SETTINGS \
|
|
EXTRA_ENV_DFUARGS \
|
|
DEFAULT_UFS_TI_ARGS \
|
|
EXTRA_ENV_J721E_BOARD_SETTINGS_MTD
|
|
|
|
/* Now for the remaining common defines */
|
|
#include <configs/ti_armv7_common.h>
|
|
|
|
/* MMC ENV related defines */
|
|
|
|
#endif /* __CONFIG_J721E_EVM_H */
|