mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-18 17:18:01 +09:00
d75b532a9e
Add missing registers in struct definition. Update GPIO MUX base register to match GPIO base (refer to "LPC32x0 User manual" Rev. 3 - 22 July 2011). Signed-off-by: Sylvain Lemieux <slemieux@tycoint.com>
36 lines
598 B
C
36 lines
598 B
C
/*
|
|
* LPC32xx MUX interface
|
|
*
|
|
* (C) Copyright 2015 DENX Software Engineering GmbH
|
|
* Written-by: Albert ARIBAUD <albert.aribaud@3adev.fr>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
/**
|
|
* MUX register map for LPC32xx
|
|
*/
|
|
|
|
struct mux_regs {
|
|
u32 reserved1[10];
|
|
u32 p2_mux_set;
|
|
u32 p2_mux_clr;
|
|
u32 p2_mux_state;
|
|
u32 reserved2[51];
|
|
u32 p_mux_set;
|
|
u32 p_mux_clr;
|
|
u32 p_mux_state;
|
|
u32 reserved3;
|
|
u32 p3_mux_set;
|
|
u32 p3_mux_clr;
|
|
u32 p3_mux_state;
|
|
u32 reserved4;
|
|
u32 p0_mux_set;
|
|
u32 p0_mux_clr;
|
|
u32 p0_mux_state;
|
|
u32 reserved5;
|
|
u32 p1_mux_set;
|
|
u32 p1_mux_clr;
|
|
u32 p1_mux_state;
|
|
};
|