mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-09 14:23:28 +09:00
![]() According to ARC HS databook it is required to flush and disable caches prior programming IOC registers. Otherwise ongoing coherent memory operations may not observe the coherency protocols as expected. But since in ARC HS v2.1 there's no way to disable SLC (AKA L2 cache) we're doing our best flushing and invalidating it. Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com> |
||
---|---|---|
.. | ||
_millicodethunk.S | ||
bootm.c | ||
cache.c | ||
cpu.c | ||
init_helpers.c | ||
interrupts.c | ||
ints_low.S | ||
libgcc2.c | ||
libgcc2.h | ||
Makefile | ||
memcmp.S | ||
memcpy-700.S | ||
memset.S | ||
relocate.c | ||
reset.c | ||
sections.c | ||
start.S | ||
strchr-700.S | ||
strcmp.S | ||
strcpy-700.S | ||
strlen.S | ||
timer.c |