mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-17 07:28:51 +09:00
![Vignesh R](/assets/img/avatar_default.png)
Now that new SPI NOR layer uses stateless 4 byte opcodes by default, don't enable SPI_FLASH_BAR. For SPI controllers that cannot support 4-byte addressing, (stm32_qspi.c, fsl_qspi.c, mtk_qspi.c, ich.c, renesas_rpc_spi.c) add an imply clause to enable SPI_FLASH_BAR so as to not break functionality. Signed-off-by: Vignesh R <vigneshr@ti.com> Tested-by: Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com> Tested-by: Stefan Roese <sr@denx.de> Tested-by: Horatiu Vultur <horatiu.vultur@microchip.com> Reviewed-by: Jagan Teki <jagan@openedev.com> Tested-by: Jagan Teki <jagan@amarulasolutions.com> #zynq-microzed
72 lines
1.5 KiB
Plaintext
72 lines
1.5 KiB
Plaintext
CONFIG_ARM=y
|
|
CONFIG_ENABLE_ARM_SOC_BOOT0_HOOK=y
|
|
CONFIG_ARCH_RMOBILE=y
|
|
CONFIG_SYS_TEXT_BASE=0x00000000
|
|
CONFIG_SYS_MALLOC_F_LEN=0x8000
|
|
CONFIG_ARCH_RMOBILE_BOARD_STRING="Blanche"
|
|
CONFIG_R8A7792=y
|
|
CONFIG_TARGET_BLANCHE=y
|
|
CONFIG_NR_DRAM_BANKS=1
|
|
CONFIG_FIT=y
|
|
CONFIG_BOOTDELAY=3
|
|
CONFIG_VERSION_VARIABLE=y
|
|
CONFIG_HUSH_PARSER=y
|
|
CONFIG_CMD_BOOTZ=y
|
|
# CONFIG_CMD_IMI is not set
|
|
# CONFIG_CMD_XIMG is not set
|
|
CONFIG_CMD_GPIO=y
|
|
CONFIG_CMD_I2C=y
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_PCI=y
|
|
CONFIG_CMD_SDRAM=y
|
|
CONFIG_CMD_SF=y
|
|
CONFIG_CMD_SPI=y
|
|
CONFIG_CMD_USB=y
|
|
CONFIG_CMD_DHCP=y
|
|
CONFIG_CMD_MII=y
|
|
CONFIG_CMD_PING=y
|
|
CONFIG_CMD_CACHE=y
|
|
CONFIG_CMD_TIME=y
|
|
CONFIG_CMD_EXT2=y
|
|
CONFIG_CMD_EXT4=y
|
|
CONFIG_CMD_EXT4_WRITE=y
|
|
CONFIG_CMD_FAT=y
|
|
CONFIG_OF_CONTROL=y
|
|
CONFIG_OF_EMBED=y
|
|
CONFIG_DEFAULT_DEVICE_TREE="r8a7792-blanche-u-boot"
|
|
CONFIG_ENV_IS_IN_FLASH=y
|
|
CONFIG_ENV_IS_IN_SPI_FLASH=y
|
|
CONFIG_CLK=y
|
|
CONFIG_CLK_RENESAS=y
|
|
CONFIG_DM_GPIO=y
|
|
CONFIG_RCAR_GPIO=y
|
|
CONFIG_DM_I2C=y
|
|
CONFIG_SYS_I2C_RCAR_IIC=y
|
|
CONFIG_DM_MMC=y
|
|
CONFIG_SH_MMCIF=y
|
|
CONFIG_RENESAS_SDHI=y
|
|
CONFIG_MTD_NOR_FLASH=y
|
|
CONFIG_FLASH_CFI_DRIVER=y
|
|
CONFIG_SYS_FLASH_CFI=y
|
|
CONFIG_SPI_FLASH=y
|
|
CONFIG_SPI_FLASH_SPANSION=y
|
|
CONFIG_SMC911X=y
|
|
CONFIG_SMC911X_BASE=0x18000000
|
|
CONFIG_PCI=y
|
|
CONFIG_DM_PCI=y
|
|
CONFIG_PCI_RCAR_GEN2=y
|
|
CONFIG_PINCTRL=y
|
|
CONFIG_PINCONF=y
|
|
CONFIG_PINCTRL_PFC=y
|
|
CONFIG_DM_REGULATOR=y
|
|
CONFIG_DM_REGULATOR_FIXED=y
|
|
CONFIG_DM_REGULATOR_GPIO=y
|
|
CONFIG_SCIF_CONSOLE=y
|
|
CONFIG_SPI=y
|
|
CONFIG_SH_QSPI=y
|
|
CONFIG_USB=y
|
|
CONFIG_DM_USB=y
|
|
CONFIG_USB_EHCI_HCD=y
|
|
CONFIG_USB_EHCI_PCI=y
|
|
CONFIG_USB_STORAGE=y
|