mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-04 03:43:19 +09:00
![Elaine Zhang](/assets/img/avatar_default.png)
Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
17 lines
567 B
Makefile
17 lines
567 B
Makefile
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
# Copyright (c) 2017 Rockchip Electronics Co., Ltd
|
|
#
|
|
|
|
obj-y += clk_pll.o
|
|
obj-$(CONFIG_ROCKCHIP_PX30) += clk_px30.o
|
|
obj-$(CONFIG_ROCKCHIP_RK3036) += clk_rk3036.o
|
|
obj-$(CONFIG_ROCKCHIP_RK3128) += clk_rk3128.o
|
|
obj-$(CONFIG_ROCKCHIP_RK3188) += clk_rk3188.o
|
|
obj-$(CONFIG_ROCKCHIP_RK322X) += clk_rk322x.o
|
|
obj-$(CONFIG_ROCKCHIP_RK3288) += clk_rk3288.o
|
|
obj-$(CONFIG_ROCKCHIP_RK3328) += clk_rk3328.o
|
|
obj-$(CONFIG_ROCKCHIP_RK3368) += clk_rk3368.o
|
|
obj-$(CONFIG_ROCKCHIP_RK3399) += clk_rk3399.o
|
|
obj-$(CONFIG_ROCKCHIP_RV1108) += clk_rv1108.o
|