mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-08 03:03:45 +09:00
![]() When EMAC is in the boot order, the boot ROM sets OPP50 and the MAC clock is set to /2. SPL needs to change it to /5 for Ethernet to generate the correct txclk. This patch sets it correctly. Signed-off-by: Steve Kipisz <s-kipisz2@ti.com> |
||
---|---|---|
.. | ||
asm | ||
debug |