mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-10 13:16:16 +09:00
c0a2b086b2
This patch adds a driver for the bus associated with a IHS FPGA. Reviewed-by: Simon Glass <sjg@chromium.org> Signed-off-by: Mario Six <mario.six@gdsys.cc>
17 lines
397 B
Plaintext
17 lines
397 B
Plaintext
gdsys soc bus driver
|
|
|
|
This driver provides a simple interface for the busses associated with gdsys
|
|
IHS FPGAs. The bus itself contains devices whose register maps are contained
|
|
within the FPGA's register space.
|
|
|
|
Required properties:
|
|
- fpga: A phandle to the controlling IHS FPGA
|
|
|
|
Example:
|
|
|
|
FPGA0BUS: fpga0bus {
|
|
compatible = "gdsys,soc";
|
|
ranges = <0x0 0xe0600000 0x00004000>;
|
|
fpga = <&FPGA0>;
|
|
};
|