mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-07 03:36:16 +09:00
b8c908762c
Up till this commit passing NULL as input parameter was allowed, but not
handled properly.
When one passed NULL to one of this function parameters, the code was
executed causing data abort.
However, what is more interesting, the abort was not caught because of code
execution in HYP mode with masked CPSR A bit ("Imprecise Data Abort mask bit).
The TI's AM57xx SoC switch to HYP mode with A bit masked in lowlevel_init.S
due to SMC call. Such operation (by default) is performed in SoC ROM code.
The problem would pop up when one:
- Switch back to SVC mode after disabling LPAE support
- Somebody enables A bit (by executing cpsie a asm instruction)
and then the previously described exception would be caught.
Signed-off-by: Lukasz Majewski <lukma@denx.de>
Reviewed-by: Tom Rini <trini@konsulko.com>
|
||
|---|---|---|
| .. | ||
| am33xx | ||
| omap3 | ||
| omap4 | ||
| omap5 | ||
| abb.c | ||
| boot-common.c | ||
| clocks-common.c | ||
| config_secure.mk | ||
| config.mk | ||
| emif-common.c | ||
| hwinit-common.c | ||
| Kconfig | ||
| lowlevel_init.S | ||
| Makefile | ||
| mem-common.c | ||
| omap-cache.c | ||
| pipe3-phy.c | ||
| pipe3-phy.h | ||
| reset.c | ||
| sata.c | ||
| sec-common.c | ||
| timer.c | ||
| u-boot-spl.lds | ||
| utils.c | ||
| vc.c | ||