mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
739ba41d5a
The SC_* macros represent the address of SysCtrl registers. For a planned new SoC, its base address will be changed. Turn the SC_* macros into the offset from the base address. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
34 lines
789 B
C
34 lines
789 B
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2016 Masahiro Yamada <yamada.masahiro@socionext.com>
|
|
*/
|
|
|
|
#include <config.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/io.h>
|
|
|
|
#include "../sc-regs.h"
|
|
#include "../sg-regs.h"
|
|
#include "debug-uart.h"
|
|
|
|
#define UNIPHIER_PRO5_UART_CLK 73728000
|
|
|
|
unsigned int uniphier_pro5_debug_uart_init(void)
|
|
{
|
|
u32 tmp;
|
|
|
|
sg_set_iectrl(0);
|
|
sg_set_pinsel(47, 0, 4, 8); /* TXD0 -> TXD0 */
|
|
sg_set_pinsel(49, 0, 4, 8); /* TXD1 -> TXD1 */
|
|
sg_set_pinsel(51, 0, 4, 8); /* TXD2 -> TXD2 */
|
|
sg_set_pinsel(53, 0, 4, 8); /* TXD3 -> TXD3 */
|
|
|
|
writel(1, sg_base + SG_LOADPINCTRL);
|
|
|
|
tmp = readl(sc_base + SC_CLKCTRL);
|
|
tmp |= SC_CLKCTRL_CEN_PERI;
|
|
writel(tmp, sc_base + SC_CLKCTRL);
|
|
|
|
return DIV_ROUND_CLOSEST(UNIPHIER_PRO5_UART_CLK, 16 * CONFIG_BAUDRATE);
|
|
}
|