mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-20 08:58:52 +09:00
![wdenk](/assets/img/avatar_default.png)
add delay to get I2C working with "imm" command and s3c24x0_i2c.c * Patch by Richard Woodruff, 17 July 03: - Fixed bug in OMAP1510 baud rate divisor settings. * Patch by Nye Liu, 16 July 2003: MPC860FADS fixes: - add MPC86xADS support (uses MPC86xADS.h) - add 866P/T core support (also MPC859T/MPC859DSL/MPC852T) o PLPRCR changes o BRG changes (EXTAL/XTAL restricted to 10MHz) o don't trust gclk() software measurement by default, depend on CONFIG_8xx_GCLK_FREQ - add DRAM SIMM not installed detection - use more "correct" SDRAM initialization sequence - allow different SDRAM sizes (8xxADS has 8M) - default DER is 0 - remove unused MAMR defines from FADS860T.h (all done in fads.c) - rename MAMR/MBMR defines to be more consistent. Should eventually be merged into MxMR to better reflect the PowerQUICC datasheet. * Patch by Yuli Barcohen, 16 Jul 2003: support new Motorola PQ2FADS-ZU evaluation board which replaced MPC8260ADS and MPC8266ADS
439 lines
15 KiB
C
439 lines
15 KiB
C
/*
|
|
* A collection of structures, addresses, and values associated with
|
|
* the Motorola MPC8xxADS board. Copied from the FADS config.
|
|
*
|
|
* Copyright (c) 1998 Dan Malek (dmalek@jlc.net)
|
|
*/
|
|
|
|
/*
|
|
* 1999-nov-26: The FADS is using the following physical memorymap:
|
|
*
|
|
* ff020000 -> ff02ffff : pcmcia
|
|
* ff010000 -> ff01ffff : BCSR connected to CS1, setup by 8xxrom
|
|
* ff000000 -> ff00ffff : IMAP internal in the cpu
|
|
* fe000000 -> ffnnnnnn : flash connected to CS0, setup by 8xxrom
|
|
* 00000000 -> nnnnnnnn : sdram/dram setup by 8xxrom
|
|
*/
|
|
|
|
/* ------------------------------------------------------------------------- */
|
|
|
|
/*
|
|
* board/config.h - configuration options, board specific
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
/*
|
|
* High Level Configuration Options
|
|
* (easy to change)
|
|
*/
|
|
#include <mpc8xx_irq.h>
|
|
|
|
/* board type */
|
|
#define CONFIG_MPC86xADS 1 /* new ADS */
|
|
#define CONFIG_FADS 1 /* We are FADS compatible (more or less) */
|
|
|
|
/* new 86xADS only - pick one of these */
|
|
#define CONFIG_MPC866T 1
|
|
#undef CONFIG_MPC866P
|
|
#undef CONFIG_MPC859T
|
|
#undef CONFIG_MPC859DSL
|
|
#undef CONFIG_MPC852T
|
|
|
|
#define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */
|
|
#undef CONFIG_8xx_CONS_SMC2
|
|
#undef CONFIG_8xx_CONS_NONE
|
|
#define CONFIG_BAUDRATE 38400
|
|
#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
|
|
|
|
#ifdef CONFIG_MPC86xADS
|
|
# define CFG_8XX_FACT 5 /* Multiply by 5 */
|
|
# define CFG_8XX_XIN 10000000 /* 10 MHz in */
|
|
#else /* ! CONFIG_MPC86xADS */
|
|
# if 0 /* old FADS */
|
|
# define CFG_8XX_FACT 12 /* Multiply by 12 */
|
|
# define CFG_8XX_XIN 4000000 /* 4 MHz in */
|
|
# else /* new FADS */
|
|
# define CFG_8XX_FACT 10 /* Multiply by 10 */
|
|
# define CFG_8XX_XIN 5000000 /* 5 MHz in */
|
|
# endif
|
|
#endif /* ! CONFIG_MPC86xADS */
|
|
|
|
#define MPC8XX_HZ ((CFG_8XX_XIN) * (CFG_8XX_FACT))
|
|
|
|
/* should ALWAYS define this, measure_gclk in speed.c is unreliable */
|
|
/* in general, we always know this for FADS+new ADS anyway */
|
|
#define CONFIG_8xx_GCLK_FREQ MPC8XX_HZ
|
|
|
|
/* most vanilla kernels do not like this, set to 0 if in doubt */
|
|
#define CONFIG_CLOCKS_IN_MHZ 1 /* clocks passsed to Linux in MHz */
|
|
|
|
#if 1
|
|
#define CONFIG_BOOTDELAY -1 /* autoboot disabled */
|
|
#else
|
|
#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
|
|
#endif
|
|
|
|
#undef CONFIG_BOOTARGS
|
|
#define CONFIG_BOOTCOMMAND \
|
|
"bootp; " \
|
|
"setenv bootargs root=/dev/nfs rw nfsroot=$(serverip):$(rootpath) " \
|
|
"ip=$(ipaddr):$(serverip):$(gatewayip):$(netmask):$(hostname)::off; " \
|
|
"bootm"
|
|
|
|
/* #include "local.h" */
|
|
|
|
#undef CONFIG_WATCHDOG /* watchdog disabled */
|
|
|
|
/* ATA / IDE and partition support */
|
|
#define CONFIG_MAC_PARTITION 1
|
|
#define CONFIG_DOS_PARTITION 1
|
|
#define CONFIG_ISO_PARTITION 1
|
|
#undef CONFIG_ATAPI
|
|
#define CONFIG_IDE_8xx_PCCARD 1 /* Use IDE with PC Card Adapter */
|
|
#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
|
|
#undef CONFIG_IDE_LED /* LED for ide not supported */
|
|
#undef CONFIG_IDE_RESET /* reset for ide not supported */
|
|
|
|
/* choose SCC1 ethernet (10BASET on motherboard)
|
|
* or FEC ethernet (10/100 on daughterboard)
|
|
*/
|
|
#if 0
|
|
#define CONFIG_SCC1_ENET 1 /* use SCC1 ethernet */
|
|
#undef CONFIG_FEC_ENET /* disable FEC ethernet */
|
|
#else /* all 86x cores have FECs, if in doubt, use it */
|
|
#undef CONFIG_SCC1_ENET /* disable SCC1 ethernet */
|
|
#define CONFIG_FEC_ENET 1 /* use FEC ethernet */
|
|
#define CFG_DISCOVER_PHY
|
|
#endif
|
|
#if defined(CONFIG_SCC1_ENET) && defined(CONFIG_FEC_ENET)
|
|
#error Both CONFIG_SCC1_ENET and CONFIG_FEC_ENET configured
|
|
#endif
|
|
|
|
/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
|
|
#include <cmd_confdefs.h>
|
|
|
|
/*
|
|
* Miscellaneous configurable options
|
|
*/
|
|
#undef CFG_LONGHELP /* undef to save memory */
|
|
#define CFG_PROMPT "=>" /* Monitor Command Prompt */
|
|
#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
|
|
#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
|
|
#else
|
|
#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
|
|
#endif
|
|
#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
|
|
#define CFG_MAXARGS 16 /* max number of command args */
|
|
#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
|
|
|
|
#define CFG_MEMTEST_START 0x0100000 /* memtest works on */
|
|
#if (CFG_SDRAM_SIZE)
|
|
#define CFG_MEMTEST_END CFG_SDRAM_SIZE /* 1 ... SDRAM_SIZE */
|
|
#else
|
|
#define CFG_MEMTEST_END 0x0400000 /* 1 ... 4 MB in DRAM */
|
|
#endif
|
|
|
|
#define CFG_LOAD_ADDR 0x00100000
|
|
|
|
#define CFG_HZ 1000 /* decr freq: 1 ms ticks */
|
|
|
|
#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
|
|
|
|
/*
|
|
* Low Level Configuration Settings
|
|
* (address mappings, register initial values, etc.)
|
|
* You should know what you are doing if you make changes here.
|
|
*/
|
|
/*-----------------------------------------------------------------------
|
|
* Internal Memory Mapped Register
|
|
*/
|
|
#define CFG_IMMR 0xFF000000
|
|
#define CFG_IMMR_SIZE ((uint)(64 * 1024))
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Definitions for initial stack pointer and data area (in DPRAM)
|
|
*/
|
|
#define CFG_INIT_RAM_ADDR CFG_IMMR
|
|
#define CFG_INIT_RAM_END 0x2F00 /* End of used area in DPRAM */
|
|
#define CFG_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */
|
|
#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
|
|
#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Start addresses for the final memory configuration
|
|
* (Set up by the startup code)
|
|
* Please note that CFG_SDRAM_BASE _must_ start at 0
|
|
*/
|
|
#define CFG_SDRAM_BASE 0x00000000
|
|
#ifdef CONFIG_FADS
|
|
# ifdef CONFIG_MPC86xADS /* new ADS */
|
|
# define CFG_SDRAM_SIZE 0x00800000 /* 8 meg */
|
|
# else /* old/new FADS */
|
|
# define CFG_SDRAM_SIZE 0x00400000 /* 4 meg */
|
|
# endif
|
|
#else /* !CONFIG_FADS */ /* old ADS */
|
|
# define CFG_SDRAM_SIZE 0x00000000 /* NO SDRAM */
|
|
#endif
|
|
|
|
#define CFG_FLASH_BASE 0x02800000
|
|
|
|
#define CFG_FLASH_SIZE ((uint)(8 * 1024 * 1024)) /* max 8Mbyte */
|
|
|
|
#define CFG_MONITOR_LEN (272 << 10) /* Reserve 272 kB for Monitor */
|
|
#define CFG_MONITOR_BASE CFG_FLASH_BASE
|
|
#define CFG_MALLOC_LEN (384 << 10) /* Reserve 384 kB for malloc() */
|
|
|
|
/*
|
|
* For booting Linux, the board info and command line data
|
|
* have to be in the first 8 MB of memory, since this is
|
|
* the maximum mapped by the Linux kernel during initialization.
|
|
*/
|
|
#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
|
|
/*-----------------------------------------------------------------------
|
|
* FLASH organization
|
|
*/
|
|
#define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
|
|
#define CFG_MAX_FLASH_SECT 16 /* max number of sectors on one chip */
|
|
|
|
#define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
|
|
#define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
|
|
|
|
#define CFG_ENV_IS_IN_FLASH 1
|
|
#define CFG_ENV_OFFSET 0x00040000
|
|
#define CFG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
|
|
|
|
#define CFG_ENV_SECT_SIZE 0x40000 /* see README - env sector total size */
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Cache Configuration
|
|
*/
|
|
#define CFG_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
|
|
#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
|
|
#define CFG_CACHELINE_SHIFT 4 /* log base 2 of the above value */
|
|
#endif
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* SYPCR - System Protection Control 11-9
|
|
* SYPCR can only be written once after reset!
|
|
*-----------------------------------------------------------------------
|
|
* Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
|
|
*/
|
|
#if defined(CONFIG_WATCHDOG)
|
|
#define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
|
|
SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
|
|
#else
|
|
#define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
|
|
#endif
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* SIUMCR - SIU Module Configuration 11-6
|
|
*-----------------------------------------------------------------------
|
|
* PCMCIA config., multi-function pin tri-state
|
|
*/
|
|
#define CFG_SIUMCR (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* TBSCR - Time Base Status and Control 11-26
|
|
*-----------------------------------------------------------------------
|
|
* Clear Reference Interrupt Status, Timebase freezing enabled
|
|
*/
|
|
#define CFG_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBE)
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* PISCR - Periodic Interrupt Status and Control 11-31
|
|
*-----------------------------------------------------------------------
|
|
* Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
|
|
*/
|
|
#define CFG_PISCR (PISCR_PS | PISCR_PITF)
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
|
|
*-----------------------------------------------------------------------
|
|
* set the PLL, the low-power modes and the reset control (15-29)
|
|
*/
|
|
#define CFG_PLPRCR ((CFG_8XX_FACT << PLPRCR_MFI_SHIFT) | \
|
|
PLPRCR_SPLSS | PLPRCR_TEXPS)
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* SCCR - System Clock and reset Control Register 15-27
|
|
*-----------------------------------------------------------------------
|
|
* Set clock output, timebase and RTC source and divider,
|
|
* power management and some other internal clocks
|
|
*/
|
|
#define SCCR_MASK SCCR_EBDF11
|
|
#define CFG_SCCR (SCCR_TBS|SCCR_COM00|SCCR_DFSYNC00|SCCR_DFBRG00|SCCR_DFNL000|SCCR_DFNH000|SCCR_DFLCD000|SCCR_DFALCD00)
|
|
|
|
/*-----------------------------------------------------------------------
|
|
*
|
|
*-----------------------------------------------------------------------
|
|
*
|
|
*/
|
|
#define CFG_DER 0
|
|
|
|
/* Because of the way the 860 starts up and assigns CS0 the
|
|
* entire address space, we have to set the memory controller
|
|
* differently. Normally, you write the option register
|
|
* first, and then enable the chip select by writing the
|
|
* base register. For CS0, you must write the base register
|
|
* first, followed by the option register.
|
|
*/
|
|
|
|
/*
|
|
* Init Memory Controller:
|
|
*
|
|
* BR0/1 and OR0/1 (FLASH)
|
|
*/
|
|
/* the other CS:s are determined by looking at parameters in BCSRx */
|
|
|
|
#define BCSR_ADDR ((uint) 0xFF010000)
|
|
#define BCSR_SIZE ((uint)(64 * 1024))
|
|
|
|
#define CFG_REMAP_OR_AM 0x80000000 /* OR addr mask */
|
|
#define CFG_PRELIM_OR_AM 0xFF800000 /* OR addr mask */
|
|
|
|
/* FLASH timing: ACS = 10, TRLX = 1, CSNT = 1, SCY = 3, EHTR = 0 */
|
|
#define CFG_OR_TIMING_FLASH (OR_CSNT_SAM | OR_ACS_DIV4 | OR_BI | OR_SCY_3_CLK | OR_TRLX)
|
|
|
|
#define CFG_OR0_REMAP (CFG_REMAP_OR_AM | CFG_OR_TIMING_FLASH)
|
|
|
|
#ifdef USE_REAL_FLASH_VALUES
|
|
/*
|
|
* The "default" behaviour with 1Mbyte initial doesn't work for us!
|
|
*/
|
|
#define CFG_OR0_PRELIM 0x0FFC00D34 /* Real values for the board */
|
|
#define CFG_BR0_PRELIM 0x02800001 /* Real values for the board */
|
|
#else
|
|
#define CFG_OR0_PRELIM (CFG_PRELIM_OR_AM | CFG_OR_TIMING_FLASH) /* 8 Mbyte until detected */
|
|
#define CFG_BR0_PRELIM ((CFG_FLASH_BASE & BR_BA_MSK) | BR_V )
|
|
#endif
|
|
|
|
/* BCSRx - Board Control and Status Registers */
|
|
#define CFG_OR1_REMAP CFG_OR0_REMAP
|
|
#define CFG_OR1_PRELIM 0xffff8110 /* 64Kbyte address space */
|
|
#define CFG_BR1_PRELIM ((BCSR_ADDR) | BR_V )
|
|
|
|
/*
|
|
* Internal Definitions
|
|
*
|
|
* Boot Flags
|
|
*/
|
|
#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
|
|
#define BOOTFLAG_WARM 0x02 /* Software reboot */
|
|
|
|
/* values according to the manual */
|
|
|
|
#define PCMCIA_MEM_ADDR ((uint)0xff020000)
|
|
#define PCMCIA_MEM_SIZE ((uint)(64 * 1024))
|
|
|
|
#define BCSR0 ((uint) (BCSR_ADDR + 00))
|
|
#define BCSR1 ((uint) (BCSR_ADDR + 0x04))
|
|
#define BCSR2 ((uint) (BCSR_ADDR + 0x08))
|
|
#define BCSR3 ((uint) (BCSR_ADDR + 0x0c))
|
|
#define BCSR4 ((uint) (BCSR_ADDR + 0x10))
|
|
|
|
/* FADS bitvalues by Helmut Buchsbaum
|
|
* see MPC8xxADS User's Manual for a proper description
|
|
* of the following structures
|
|
*/
|
|
|
|
#define BCSR0_ERB ((uint)0x80000000)
|
|
#define BCSR0_IP ((uint)0x40000000)
|
|
#define BCSR0_BDIS ((uint)0x10000000)
|
|
#define BCSR0_BPS_MASK ((uint)0x0C000000)
|
|
#define BCSR0_ISB_MASK ((uint)0x01800000)
|
|
#define BCSR0_DBGC_MASK ((uint)0x00600000)
|
|
#define BCSR0_DBPC_MASK ((uint)0x00180000)
|
|
#define BCSR0_EBDF_MASK ((uint)0x00060000)
|
|
|
|
#define BCSR1_FLASH_EN ((uint)0x80000000)
|
|
#define BCSR1_DRAM_EN ((uint)0x40000000)
|
|
#define BCSR1_ETHEN ((uint)0x20000000)
|
|
#define BCSR1_IRDEN ((uint)0x10000000)
|
|
#define BCSR1_FLASH_CFG_EN ((uint)0x08000000)
|
|
#define BCSR1_CNT_REG_EN_PROTECT ((uint)0x04000000)
|
|
#define BCSR1_BCSR_EN ((uint)0x02000000)
|
|
#define BCSR1_RS232EN_1 ((uint)0x01000000)
|
|
#define BCSR1_PCCEN ((uint)0x00800000)
|
|
#define BCSR1_PCCVCC0 ((uint)0x00400000)
|
|
#define BCSR1_PCCVPP_MASK ((uint)0x00300000)
|
|
#define BCSR1_DRAM_HALF_WORD ((uint)0x00080000)
|
|
#define BCSR1_RS232EN_2 ((uint)0x00040000)
|
|
#define BCSR1_SDRAM_EN ((uint)0x00020000)
|
|
#define BCSR1_PCCVCC1 ((uint)0x00010000)
|
|
|
|
#define BCSR2_FLASH_PD_MASK ((uint)0xF0000000)
|
|
#define BCSR2_DRAM_PD_MASK ((uint)0x07800000)
|
|
#define BCSR2_DRAM_PD_SHIFT (23)
|
|
#define BCSR2_EXTTOLI_MASK ((uint)0x00780000)
|
|
#define BCSR2_DBREVNR_MASK ((uint)0x00030000)
|
|
|
|
#define BCSR3_DBID_MASK ((ushort)0x3800)
|
|
#define BCSR3_CNT_REG_EN_PROTECT ((ushort)0x0400)
|
|
#define BCSR3_BREVNR0 ((ushort)0x0080)
|
|
#define BCSR3_FLASH_PD_MASK ((ushort)0x0070)
|
|
#define BCSR3_BREVN1 ((ushort)0x0008)
|
|
#define BCSR3_BREVN2_MASK ((ushort)0x0003)
|
|
|
|
#define BCSR4_ETHLOOP ((uint)0x80000000)
|
|
#define BCSR4_TFPLDL ((uint)0x40000000)
|
|
#define BCSR4_TPSQEL ((uint)0x20000000)
|
|
#define BCSR4_SIGNAL_LAMP ((uint)0x10000000)
|
|
#define BCSR4_FETH_EN ((uint)0x08000000)
|
|
#define BCSR4_FETHCFG0 ((uint)0x04000000)
|
|
#define BCSR4_FETHFDE ((uint)0x02000000)
|
|
#define BCSR4_FETHCFG1 ((uint)0x00400000)
|
|
#define BCSR4_FETHRST ((uint)0x00200000)
|
|
|
|
#define CONFIG_DRAM_50MHZ 1
|
|
#define CONFIG_SDRAM_50MHZ 1
|
|
|
|
/* Interrupt level assignments.
|
|
*/
|
|
#define FEC_INTERRUPT SIU_LEVEL1 /* FEC interrupt */
|
|
|
|
/* We don't use the 8259.
|
|
*/
|
|
#define NR_8259_INTS 0
|
|
|
|
/* Machine type
|
|
*/
|
|
#define _MACH_8xx (_MACH_fads)
|
|
|
|
#define CONFIG_DISK_SPINUP_TIME 1000000
|
|
|
|
|
|
/* PCMCIA configuration */
|
|
|
|
#define PCMCIA_MAX_SLOTS 2
|
|
|
|
#ifdef CONFIG_MPC860
|
|
#define PCMCIA_SLOT_A 1
|
|
#endif
|
|
/*#define CFG_PCMCIA_MEM_SIZE ( 64 << 20) */
|
|
#define CFG_PCMCIA_MEM_ADDR (0x50000000)
|
|
#define CFG_PCMCIA_MEM_SIZE ( 64 << 20 )
|
|
#define CFG_PCMCIA_DMA_ADDR (0x54000000)
|
|
#define CFG_PCMCIA_DMA_SIZE ( 64 << 20 )
|
|
#define CFG_PCMCIA_ATTRB_ADDR (0x58000000)
|
|
#define CFG_PCMCIA_ATTRB_SIZE ( 64 << 20 )
|
|
#define CFG_PCMCIA_IO_ADDR (0x5C000000)
|
|
#define CFG_PCMCIA_IO_SIZE ( 64 << 20 )
|
|
/* we have 8 windows, we take everything up to 60000000 */
|
|
|
|
#define CFG_ATA_IDE0_OFFSET 0x0000
|
|
|
|
#define CFG_ATA_BASE_ADDR CFG_PCMCIA_MEM_ADDR
|
|
|
|
/* Offset for data I/O */
|
|
#define CFG_ATA_DATA_OFFSET (CFG_PCMCIA_MEM_SIZE + 0x320)
|
|
/* Offset for normal register accesses */
|
|
#define CFG_ATA_REG_OFFSET (2 * CFG_PCMCIA_MEM_SIZE + 0x320)
|
|
/* Offset for alternate registers */
|
|
#define CFG_ATA_ALT_OFFSET 0x0000
|
|
/*#define CFG_ATA_ALT_OFFSET 0x0100 */
|
|
|
|
|
|
#endif /* __CONFIG_H */
|