brain-hackers_pepepper-mirror/u-boot-brain
1
0
Fork 0
mirror of https://github.com/brain-hackers/u-boot-brain synced 2024-06-09 23:36:03 +09:00
Code Issues Projects Releases Wiki Activity
ada03c3c3d
u-boot-brain/board/terasic
History
Chin Liang See bdef7876ad arm: socfpga: sockit: Adding handoff for SDRAM ctrlcfg.extratime1 
Adding new handoff for SDRAM ctrcfg.extratime1 which is
required for stable LPDDR2 operation. Since the board is
using DDR3, the handoff is set to default value 0.

Signed-off-by: Chin Liang See <clsee@altera.com>
Cc: Marek Vasut <marex@denx.de>
Cc: Dinh Nguyen <dinguyen@opensource.altera.com>
2016-10-27 08:03:12 +02:00
..
de0-nano-soc arm: socfpga: de0-nano-soc: Adding handoff for SDRAM ctrlcfg.extratime1 2016-10-27 08:03:11 +02:00
sockit arm: socfpga: sockit: Adding handoff for SDRAM ctrlcfg.extratime1 2016-10-27 08:03:12 +02:00