mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-25 12:29:44 +09:00
f5e2466f7b
R2D plus is SH reference board used with SH7751R. This board has 266Mhz CPU, 64MB SDRAM, Cardbus, CF interface, one PCI bus, VGA, and two Ethernet controller. Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
77 lines
1.8 KiB
C
77 lines
1.8 KiB
C
/*
|
|
* Copyright (C) 2007,2008
|
|
* Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <ide.h>
|
|
#include <asm/processor.h>
|
|
#include <asm/pci.h>
|
|
|
|
int checkboard(void)
|
|
{
|
|
puts("BOARD: Renesas Solutions R2D Plus\n");
|
|
return 0;
|
|
}
|
|
|
|
int board_init(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
int dram_init (void)
|
|
{
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
gd->bd->bi_memstart = CFG_SDRAM_BASE;
|
|
gd->bd->bi_memsize = CFG_SDRAM_SIZE;
|
|
printf("DRAM: %dMB\n", CFG_SDRAM_SIZE / (1024 * 1024));
|
|
return 0;
|
|
}
|
|
|
|
int board_late_init(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
#define FPGA_BASE 0xA4000000
|
|
#define FPGA_CFCTL (FPGA_BASE + 0x04)
|
|
#define FPGA_CFPOW (FPGA_BASE + 0x06)
|
|
#define FPGA_CFCDINTCLR (FPGA_BASE + 0x2A)
|
|
|
|
void ide_set_reset (int idereset)
|
|
{
|
|
/* if reset = 1 IDE reset will be asserted */
|
|
if (idereset){
|
|
(*(vu_short *)FPGA_CFCTL) = 0x432;
|
|
(*(vu_short *)FPGA_CFPOW) |= 0x02;
|
|
(*(vu_short *)FPGA_CFCDINTCLR) = 0x01;
|
|
}
|
|
}
|
|
|
|
#if defined(CONFIG_PCI)
|
|
static struct pci_controller hose;
|
|
void pci_init_board(void)
|
|
{
|
|
pci_sh7751_init( &hose );
|
|
}
|
|
#endif /* CONFIG_PCI */
|