mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-21 01:18:52 +09:00
![Mario Six](/assets/img/avatar_default.png)
Add test infrastructure and tests for the AXI uclass. Reviewed-by: Simon Glass <sjg@chromium.org> Signed-off-by: Mario Six <mario.six@gdsys.cc>
33 lines
957 B
Plaintext
33 lines
957 B
Plaintext
menuconfig AXI
|
|
bool "AXI bus drivers"
|
|
help
|
|
Support AXI (Advanced eXtensible Interface) busses, a on-chip
|
|
interconnect specification for managing functional blocks in SoC
|
|
designs, which is also often used in designs involving FPGAs (e.g.
|
|
communication with IP cores in Xilinx FPGAs).
|
|
|
|
These types of busses expose a virtual address space that can be
|
|
accessed using different address widths (8, 16, and 32 are supported
|
|
for now).
|
|
|
|
Other similar bus architectures may be compatible as well.
|
|
|
|
if AXI
|
|
|
|
config IHS_AXI
|
|
bool "Enable IHS AXI driver"
|
|
depends on DM
|
|
help
|
|
Support for gdsys Integrated Hardware Systems Advanced eXtensible
|
|
Interface (IHS AXI) bus on a gdsys IHS FPGA used to communicate with
|
|
IP cores in the FPGA (e.g. video transmitter cores).
|
|
|
|
config AXI_SANDBOX
|
|
bool "Enable AXI sandbox driver"
|
|
depends on DM
|
|
help
|
|
Support AXI (Advanced eXtensible Interface) emulation for the sandbox
|
|
environment.
|
|
|
|
endif
|