mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-20 00:48:52 +09:00
![Sean Anderson](/assets/img/avatar_default.png)
This matches the naming scheme of other timer drivers. Signed-off-by: Sean Anderson <seanga2@gmail.com> Reviewed-by: Simon Glass <sjg@chromium.org> Reviewed-by: Rick Chen <rick@andestech.com>
25 lines
667 B
Plaintext
25 lines
667 B
Plaintext
config RISCV_NDS
|
|
bool
|
|
select ARCH_EARLY_INIT_R
|
|
imply CPU
|
|
imply CPU_RISCV
|
|
imply RISCV_TIMER if (RISCV_SMODE || SPL_RISCV_SMODE)
|
|
imply ANDES_PLIC if (RISCV_MMODE || SPL_RISCV_MMODE)
|
|
imply ANDES_PLMT_TIMER if (RISCV_MMODE || SPL_RISCV_MMODE)
|
|
imply SPL_CPU_SUPPORT
|
|
imply SPL_OPENSBI
|
|
imply SPL_LOAD_FIT
|
|
help
|
|
Run U-Boot on AndeStar V5 platforms and use some specific features
|
|
which are provided by Andes Technology AndeStar V5 families.
|
|
|
|
if RISCV_NDS
|
|
|
|
config RISCV_NDS_CACHE
|
|
bool "AndeStar V5 families specific cache support"
|
|
depends on RISCV_MMODE || SPL_RISCV_MMODE
|
|
help
|
|
Provide Andes Technology AndeStar V5 families specific cache support.
|
|
|
|
endif
|