mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-10 23:03:29 +09:00
![Julien May](/assets/img/avatar_default.png)
The Hammerhead platform is built around a AVR32 32-bit microcontroller from Atmel. It offers versatile peripherals, such as ethernet, usb device, usb host etc. The board also incooperates a power supply and is a Power over Ethernet (PoE) Powered Device (PD). Additonally, a Cyclone III FPGA from Altera is integrated on the board. The FPGA is mapped into the 32-bit AVR memory bus. The FPGA offers two DDR2 SDRAM interfaces, which will cover even the most exceptional need of memory bandwidth. Together with the onboard video decoder the board is ready for video processing. For more information see: http:///www.miromico.com/hammerhead Signed-off-by: Julien May <mailinglist@miromico.ch> [haavard.skinnemoen@atmel.com: various small fixes and adaptions] Signed-off-by: Haavard Skinnemoen <haavard.skinnemoen@atmel.com>
91 lines
2.4 KiB
C
91 lines
2.4 KiB
C
/*
|
|
* Copyright (C) 2006 Atmel Corporation
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
#ifndef __ASM_AVR32_ARCH_CLK_H__
|
|
#define __ASM_AVR32_ARCH_CLK_H__
|
|
|
|
#include <asm/arch/chip-features.h>
|
|
|
|
#ifdef CONFIG_PLL
|
|
#define MAIN_CLK_RATE ((CFG_OSC0_HZ / CFG_PLL0_DIV) * CFG_PLL0_MUL)
|
|
#else
|
|
#define MAIN_CLK_RATE (CFG_OSC0_HZ)
|
|
#endif
|
|
|
|
static inline unsigned long get_cpu_clk_rate(void)
|
|
{
|
|
return MAIN_CLK_RATE >> CFG_CLKDIV_CPU;
|
|
}
|
|
static inline unsigned long get_hsb_clk_rate(void)
|
|
{
|
|
return MAIN_CLK_RATE >> CFG_CLKDIV_HSB;
|
|
}
|
|
static inline unsigned long get_pba_clk_rate(void)
|
|
{
|
|
return MAIN_CLK_RATE >> CFG_CLKDIV_PBA;
|
|
}
|
|
static inline unsigned long get_pbb_clk_rate(void)
|
|
{
|
|
return MAIN_CLK_RATE >> CFG_CLKDIV_PBB;
|
|
}
|
|
|
|
/* Accessors for specific devices. More will be added as needed. */
|
|
static inline unsigned long get_sdram_clk_rate(void)
|
|
{
|
|
return get_hsb_clk_rate();
|
|
}
|
|
#ifdef AT32AP700x_CHIP_HAS_USART
|
|
static inline unsigned long get_usart_clk_rate(unsigned int dev_id)
|
|
{
|
|
return get_pba_clk_rate();
|
|
}
|
|
#endif
|
|
#ifdef AT32AP700x_CHIP_HAS_MACB
|
|
static inline unsigned long get_macb_pclk_rate(unsigned int dev_id)
|
|
{
|
|
return get_pbb_clk_rate();
|
|
}
|
|
static inline unsigned long get_macb_hclk_rate(unsigned int dev_id)
|
|
{
|
|
return get_hsb_clk_rate();
|
|
}
|
|
#endif
|
|
#ifdef AT32AP700x_CHIP_HAS_MMCI
|
|
static inline unsigned long get_mci_clk_rate(void)
|
|
{
|
|
return get_pbb_clk_rate();
|
|
}
|
|
#endif
|
|
#ifdef AT32AP700x_CHIP_HAS_SPI
|
|
static inline unsigned long get_spi_clk_rate(unsigned int dev_id)
|
|
{
|
|
return get_pba_clk_rate();
|
|
}
|
|
#endif
|
|
|
|
extern void clk_init(void);
|
|
extern void gclk_init(void) __attribute__((weak));
|
|
|
|
/* Board code may need the SDRAM base clock as a compile-time constant */
|
|
#define SDRAMC_BUS_HZ (MAIN_CLK_RATE >> CFG_CLKDIV_HSB)
|
|
|
|
#endif /* __ASM_AVR32_ARCH_CLK_H__ */
|