mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-28 21:09:00 +09:00
![Wolfgang Denk](/assets/img/avatar_default.png)
Signed-off-by: Wolfgang Denk <wd@denx.de> [trini: Fixup common/cmd_io.c] Signed-off-by: Tom Rini <trini@ti.com>
229 lines
5.6 KiB
C
229 lines
5.6 KiB
C
/*
|
|
* Copyright (C) 2010 Marek Vasut <marek.vasut@gmail.com>
|
|
*
|
|
* (C) Copyright 2009 Freescale Semiconductor, Inc.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <usb.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/imx-regs.h>
|
|
#include <asm/arch/iomux-mx51.h>
|
|
#include <asm/gpio.h>
|
|
#include <usb/ehci-fsl.h>
|
|
#include <usb/ulpi.h>
|
|
#include <errno.h>
|
|
|
|
#include "../../../drivers/usb/host/ehci.h"
|
|
|
|
/*
|
|
* Configure the USB H1 and USB H2 IOMUX
|
|
*/
|
|
void setup_iomux_usb(void)
|
|
{
|
|
static const iomux_v3_cfg_t usb_h1_pads[] = {
|
|
MX51_PAD_USBH1_CLK__USBH1_CLK,
|
|
MX51_PAD_USBH1_DIR__USBH1_DIR,
|
|
MX51_PAD_USBH1_STP__USBH1_STP,
|
|
MX51_PAD_USBH1_NXT__USBH1_NXT,
|
|
MX51_PAD_USBH1_DATA0__USBH1_DATA0,
|
|
MX51_PAD_USBH1_DATA1__USBH1_DATA1,
|
|
MX51_PAD_USBH1_DATA2__USBH1_DATA2,
|
|
MX51_PAD_USBH1_DATA3__USBH1_DATA3,
|
|
MX51_PAD_USBH1_DATA4__USBH1_DATA4,
|
|
MX51_PAD_USBH1_DATA5__USBH1_DATA5,
|
|
MX51_PAD_USBH1_DATA6__USBH1_DATA6,
|
|
MX51_PAD_USBH1_DATA7__USBH1_DATA7,
|
|
};
|
|
|
|
static const iomux_v3_cfg_t usb_pads[] = {
|
|
MX51_PAD_EIM_D27__GPIO2_9, /* USB PHY reset */
|
|
MX51_PAD_GPIO1_5__GPIO1_5, /* USB HUB reset */
|
|
NEW_PAD_CTRL(MX51_PAD_EIM_A22__GPIO2_16, 0), /* WIFI /EN */
|
|
NEW_PAD_CTRL(MX51_PAD_EIM_A16__GPIO2_10, 0), /* WIFI RESET */
|
|
NEW_PAD_CTRL(MX51_PAD_EIM_A17__GPIO2_11, 0), /* BT /EN */
|
|
};
|
|
|
|
imx_iomux_v3_setup_multiple_pads(usb_h1_pads, ARRAY_SIZE(usb_h1_pads));
|
|
|
|
if (machine_is_efikasb()) {
|
|
static const iomux_v3_cfg_t usb_h2_pads[] = {
|
|
MX51_PAD_EIM_A24__USBH2_CLK,
|
|
MX51_PAD_EIM_A25__USBH2_DIR,
|
|
MX51_PAD_EIM_A26__USBH2_STP,
|
|
MX51_PAD_EIM_A27__USBH2_NXT,
|
|
MX51_PAD_EIM_D16__USBH2_DATA0,
|
|
MX51_PAD_EIM_D17__USBH2_DATA1,
|
|
MX51_PAD_EIM_D18__USBH2_DATA2,
|
|
MX51_PAD_EIM_D19__USBH2_DATA3,
|
|
MX51_PAD_EIM_D20__USBH2_DATA4,
|
|
MX51_PAD_EIM_D21__USBH2_DATA5,
|
|
MX51_PAD_EIM_D22__USBH2_DATA6,
|
|
MX51_PAD_EIM_D23__USBH2_DATA7,
|
|
};
|
|
|
|
imx_iomux_v3_setup_multiple_pads(usb_h2_pads,
|
|
ARRAY_SIZE(usb_h2_pads));
|
|
}
|
|
|
|
imx_iomux_v3_setup_multiple_pads(usb_pads, ARRAY_SIZE(usb_pads));
|
|
}
|
|
|
|
/*
|
|
* Enable devices connected to USB BUSes
|
|
*/
|
|
static void efika_usb_enable_devices(void)
|
|
{
|
|
/* Enable Bluetooth */
|
|
gpio_direction_output(IMX_GPIO_NR(2, 11), 0);
|
|
udelay(10000);
|
|
gpio_set_value(IMX_GPIO_NR(2, 11), 1);
|
|
|
|
/* Enable WiFi */
|
|
gpio_direction_output(IMX_GPIO_NR(2, 16), 1);
|
|
udelay(10000);
|
|
|
|
/* Reset the WiFi chip */
|
|
gpio_direction_output(IMX_GPIO_NR(2, 10), 0);
|
|
udelay(10000);
|
|
gpio_set_value(IMX_GPIO_NR(2, 10), 1);
|
|
}
|
|
|
|
/*
|
|
* Reset USB HUB (or HUBs on EfikaSB)
|
|
*/
|
|
static void efika_usb_hub_reset(void)
|
|
{
|
|
/* HUB reset */
|
|
gpio_direction_output(IMX_GPIO_NR(1, 5), 1);
|
|
udelay(1000);
|
|
gpio_set_value(IMX_GPIO_NR(1, 5), 0);
|
|
udelay(1000);
|
|
gpio_set_value(IMX_GPIO_NR(1, 5), 1);
|
|
}
|
|
|
|
/*
|
|
* Reset USB PHY (or PHYs on EfikaSB)
|
|
*/
|
|
static void efika_usb_phy_reset(void)
|
|
{
|
|
/* SMSC 3317 PHY reset */
|
|
gpio_direction_output(IMX_GPIO_NR(2, 9), 0);
|
|
udelay(1000);
|
|
gpio_set_value(IMX_GPIO_NR(2, 9), 1);
|
|
}
|
|
|
|
static void efika_ehci_init(struct usb_ehci *ehci, uint32_t stp_gpio,
|
|
iomux_v3_cfg_t stp_pad_gpio,
|
|
iomux_v3_cfg_t stp_pad_usb)
|
|
{
|
|
int ret;
|
|
struct ulpi_regs *ulpi = (struct ulpi_regs *)0;
|
|
struct ulpi_viewport ulpi_vp;
|
|
|
|
imx_iomux_v3_setup_pad(stp_pad_gpio);
|
|
gpio_direction_output(stp_gpio, 0);
|
|
udelay(1000);
|
|
gpio_set_value(stp_gpio, 1);
|
|
udelay(1000);
|
|
|
|
imx_iomux_v3_setup_pad(stp_pad_usb);
|
|
udelay(10000);
|
|
|
|
ulpi_vp.viewport_addr = (u32)&ehci->ulpi_viewpoint;
|
|
ulpi_vp.port_num = 0;
|
|
|
|
ret = ulpi_init(&ulpi_vp);
|
|
if (ret) {
|
|
printf("Efika USB ULPI initialization failed\n");
|
|
return;
|
|
}
|
|
|
|
/* ULPI set flags */
|
|
ulpi_write(&ulpi_vp, &ulpi->otg_ctrl,
|
|
ULPI_OTG_DP_PULLDOWN | ULPI_OTG_DM_PULLDOWN |
|
|
ULPI_OTG_EXTVBUSIND);
|
|
ulpi_write(&ulpi_vp, &ulpi->function_ctrl,
|
|
ULPI_FC_FULL_SPEED | ULPI_FC_OPMODE_NORMAL |
|
|
ULPI_FC_SUSPENDM);
|
|
ulpi_write(&ulpi_vp, &ulpi->iface_ctrl, 0);
|
|
|
|
/* Set VBus */
|
|
ulpi_write(&ulpi_vp, &ulpi->otg_ctrl_set,
|
|
ULPI_OTG_DRVVBUS | ULPI_OTG_DRVVBUS_EXT);
|
|
|
|
/*
|
|
* Set VBusChrg
|
|
*
|
|
* NOTE: This violates USB specification, but otherwise, USB on Efika
|
|
* doesn't work.
|
|
*/
|
|
ulpi_write(&ulpi_vp, &ulpi->otg_ctrl_set, ULPI_OTG_CHRGVBUS);
|
|
}
|
|
|
|
int board_ehci_hcd_init(int port)
|
|
{
|
|
/* Init iMX51 EHCI */
|
|
efika_usb_phy_reset();
|
|
efika_usb_hub_reset();
|
|
efika_usb_enable_devices();
|
|
|
|
return 0;
|
|
}
|
|
|
|
void ehci_powerup_fixup(uint32_t *status_reg, uint32_t *reg)
|
|
{
|
|
uint32_t port = OTG_BASE_ADDR + (0x200 * CONFIG_MXC_USB_PORT);
|
|
struct usb_ehci *ehci = (struct usb_ehci *)port;
|
|
struct ulpi_regs *ulpi = (struct ulpi_regs *)0;
|
|
struct ulpi_viewport ulpi_vp;
|
|
|
|
ulpi_vp.viewport_addr = (u32)&ehci->ulpi_viewpoint;
|
|
ulpi_vp.port_num = 0;
|
|
|
|
ulpi_write(&ulpi_vp, &ulpi->otg_ctrl_set, ULPI_OTG_CHRGVBUS);
|
|
|
|
mdelay(50);
|
|
|
|
/* terminate the reset */
|
|
*reg = ehci_readl(status_reg);
|
|
*reg |= EHCI_PS_PE;
|
|
}
|
|
|
|
void board_ehci_hcd_postinit(struct usb_ehci *ehci, int port)
|
|
{
|
|
uint32_t tmp;
|
|
|
|
if (port == 0) {
|
|
/* Adjust UTMI PHY frequency to 24MHz */
|
|
tmp = readl(OTG_BASE_ADDR + 0x80c);
|
|
tmp = (tmp & ~0x3) | 0x01;
|
|
writel(tmp, OTG_BASE_ADDR + 0x80c);
|
|
} else if (port == 1) {
|
|
efika_ehci_init(ehci, IMX_GPIO_NR(1, 27),
|
|
MX51_PAD_USBH1_STP__GPIO1_27,
|
|
MX51_PAD_USBH1_STP__USBH1_STP);
|
|
} else if ((port == 2) && machine_is_efikasb()) {
|
|
efika_ehci_init(ehci, IMX_GPIO_NR(2, 20),
|
|
MX51_PAD_EIM_A26__GPIO2_20,
|
|
MX51_PAD_EIM_A26__USBH2_STP);
|
|
}
|
|
|
|
if (port)
|
|
mdelay(10);
|
|
}
|
|
|
|
/*
|
|
* Ethernet on the Smarttop is on the USB bus. Rather than give an error about
|
|
* "CPU Net Initialization Failed", just pass this test since no other settings
|
|
* are required. Smartbook doesn't have built-in Ethernet but we will let it
|
|
* pass anyway considering someone may have plugged in a USB stick and all
|
|
* they need to do is run "usb start".
|
|
*/
|
|
int board_eth_init(bd_t *bis)
|
|
{
|
|
return 0;
|
|
}
|