brain-hackers_pepepper-mirror/u-boot-brain
1
0
Fork 0
mirror of https://github.com/brain-hackers/u-boot-brain synced 2024-07-08 04:06:15 +09:00
Code Issues Projects Releases Wiki Activity
a99a06cbbd
u-boot-brain/drivers/ddr
History
York Sun 938bbb6013 driver/ddr/fsl: Fix MRC_CYC calculation for DDR3 
For DDR controller version 4.7 or newer, MRC_CYC (mode register set
cycle time) is max(tMRD, tMOD). tMRD is 4nCK, or 8nCK (RDIMM). tMOD
is max(12nCK, 15ns) according to JEDEC spec.

DDR4 is not affected by this change.

Signed-off-by: York Sun <yorksun@freescale.com>
2014-12-15 09:15:12 -08:00
..
fsl driver/ddr/fsl: Fix MRC_CYC calculation for DDR3 2014-12-15 09:15:12 -08:00