mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-20 17:08:52 +09:00
![Eugeniu Rosca](/assets/img/avatar_default.png)
Backport and squash below Linux v5.2 commits: Commit id * Summary line da3e1c57caf93e [1] soc: renesas: r8a77970-sysc: Remove non-existent CR7 power domain b5eb730e031aca [1] soc: renesas: r8a77970-sysc: Correct names of A2DP/A2CN power domains 3961d355dfb512 dt-bindings: power: r8a77965: Remove non-existent A3IR power domain (*) Patch id mismatch between Linux and U-Boot commit [1] Dropped changes in drivers/soc/renesas/r8a77970-sysc.c, since the file doesn't exist in U-Boot. Signed-off-by: Eugeniu Rosca <erosca@de.adit-jv.com>
30 lines
819 B
C
30 lines
819 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (C) 2018 Jacopo Mondi <jacopo+renesas@jmondi.org>
|
|
* Copyright (C) 2016 Glider bvba
|
|
*/
|
|
|
|
#ifndef __DT_BINDINGS_POWER_R8A77965_SYSC_H__
|
|
#define __DT_BINDINGS_POWER_R8A77965_SYSC_H__
|
|
|
|
/*
|
|
* These power domain indices match the numbers of the interrupt bits
|
|
* representing the power areas in the various Interrupt Registers
|
|
* (e.g. SYSCISR, Interrupt Status Register)
|
|
*/
|
|
|
|
#define R8A77965_PD_CA57_CPU0 0
|
|
#define R8A77965_PD_CA57_CPU1 1
|
|
#define R8A77965_PD_A3VP 9
|
|
#define R8A77965_PD_CA57_SCU 12
|
|
#define R8A77965_PD_CR7 13
|
|
#define R8A77965_PD_A3VC 14
|
|
#define R8A77965_PD_3DG_A 17
|
|
#define R8A77965_PD_3DG_B 18
|
|
#define R8A77965_PD_A2VC1 26
|
|
|
|
/* Always-on power area */
|
|
#define R8A77965_PD_ALWAYS_ON 32
|
|
|
|
#endif /* __DT_BINDINGS_POWER_R8A77965_SYSC_H__ */
|